

Data Sheet April 16, 2004 FN7100.4

3-Channel DC-DC Converter



The EL7581 is a 3-channel DC-DC converter IC which is designed primarily for use in TFT/LCD

applications. It features a PWM boost converter with 2.7V to 14V input capability and 5V to 17V output, which powers the column drivers and provides up to 720mA @12V, 570mA @15V from 5V input. A pair of charge pump control circuits provide regulated outputs of $\rm V_{ON}$ and $\rm V_{OFF}$ supplies at 8V to 40V and -5V to -40V, respectively, each at up to 60mA.

The EL7581 features adjustable switching frequency, adjustable soft start, and a separate output V_{ON} enable control to allow selection of supply start-up sequence. An over-temperature feature is provided to allow the IC to be automatically protected from excessive power dissipation.

The EL7581 is available in a 20-pin HTSSOP package and is specified for operation over the full -40°C to +85°C temperature range.

Ordering Information

| PART NUMBER | PACKAGE | TAPE & REEL | PKG. DWG. # |
|--------------------------|----------------------------|----------------|-------------|
| EL7581IRE | 20-Pin HTSSOP | - | MDP0048 |
| EL7581IRE-T7 | 20-Pin HTSSOP | 7" | MDP0048 |
| EL7581IRE-T13 | 20-Pin HTSSOP | 13" | MDP0048 |
| EL7581IREZ (Note) | 20-Pin HTSSOP (Pb-Free) | - | MDP0048 |
| EL7581IREZ-T7 (Note) | 20-Pin HTSSOP (Pb-Free) | 7" | MDP0048 |
| EL7581IREZ-T13 (Note) | 20-Pin HTSSOP (Pb-Free) | 13" | MDP0048 |

NOTE: Intersil Pb-Free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which is compatible with both SnPb and Pb-free soldering operations. Intersil Pb-Free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J Std-020B.


Features

- · TFT/LCD display supply
 - Boost regulator
 - V_{ON} charge pump
 - V_{OFF} charge pump
- 2.7V to 14V V_{IN} supply
- 5V < V_{BOOST} < 17V
- 5V < V_{ON} < 40V
- -40V < V_{OFF} < 0V
- V_{BOOST} = 12V @ 720mA
- V_{BOOST} = 15V @ 570mA
- · High frequency, small inductor DC-DC boost circuit
- Over 90% efficient DC-DC boost converter capability
- · Adjustable frequency
- · Adjustable soft-start
- · Adjustable outputs
- · Small parts count

Applications

- TFT-LCD panels
- PDAs

Pinout



EL7581

*Refer to PCB layout guideline.

Absolute Maximum Ratings (T_A = 25°C)

| V _{IN} Input Voltage14V | Storage Temperature |
|--|-------------------------------|
| V _{DDB} , V _{DDP} , V _{DDN} | Die Junction Temperature |
| LX Voltage | Power Dissipation See Curves |
| Maximum Continuous Output Current | Operating Ambient Temperature |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

Electrical Specifications V_{IN} = 3.3V, V_{BOOST} = 12V, R_{OSC} = 100k Ω , T_A = 25°C Unless Otherwise Specified.

| PARAMETER | DESCRIPTION | CONDITIONS | MIN | TYP | MAX | UNIT | | |
|---------------------------------------|-------------------------------|---|-------|-------|-------|------|--|--|
| DC-DC BOOST CONVERTER | | | | | | | | |
| IQ1_B | Quiescent Current - Shut-down | ENBN = ENP = 0V | | 0.8 | 10 | μΑ | | |
| IQ2_B | Quiescent Current - Switching | ENBN = V _{DDB} | | 4.8 | 8 | mA | | |
| V(FBB) | Feedback Voltage | | 1.275 | 1.300 | 1.325 | V | | |
| V _{REF} | Reference Voltage | | 1.260 | 1.310 | 1.360 | V | | |
| V _{ROSC} | Oscillator Set Voltage | | 1.260 | 1.325 | 1.390 | V | | |
| I(FBB) | Feedback Input Bias Current | | | 0.1 | | μΑ | | |
| V _{DDB} | Boost Converter Supply Range | | 2 | | 17 | V | | |
| D _{MAX} | Maximum Duty Cycle | | 85 | 92 | | % | | |
| I(LX) _{MAX} | Peak Internal FET Current | | | 2.75 | | Α | | |
| R _{DS-ON} | Switch On Resistance | at V _{BOOST} = 10V, I(LX) total = 500mA | | 0.15 | | Ω | | |
| I _{LEAK-SWITCH} | Switch Leakage Current | I(LX) total | | | 2 | μΑ | | |
| V _{BOOST} | Output Range | V _{BOOST} > V _{IN} + V _{DIODE} | 5 | | 17 | V | | |
| ΔV _{BOOST} /ΔV _{IN} | Line Regulation | 2.7V < V _{IN} < 13.2V, V _{BOOST} = 15V | | 0.1 | | % | | |
| ΔV _{BOOST} /ΔI _{O1} | Load Regulation | 50mA < I _{O1} < 300mA | | 0.5 | | % | | |
| F _{OSC-RANGE} | Frequency Range | R_{OSC} range = 240kΩ to 60kΩ | 200 | | 1000 | kHz | | |
| F _{OSC1} | Switching Frequency | R_{OSC} = 100k Ω | 620 | 680 | 750 | kHz | | |

 $\begin{array}{l} \textbf{POSITIVE REGULATED CHARGE PUMP (V_{ON})} \\ \textbf{Most positive V}_{ON} \ \textbf{output depends on the magnitude of the V}_{DDP} \ \textbf{input voltage (normally connected to V}_{BOOST}) \ \textbf{and the external component} \\ \end{array}$ configuration (doubler or tripler)

| V _{DDP} | Supply Input for Positive Charge Pump | Usually connected to V _{BOOST} output | 5 | | 17 | V |
|------------------------|---------------------------------------|---|----------------------|-------|-------|------|
| IQ1(V _{DDP}) | Quiescent Current - Shut-down | ENP = 0V | | 11.5 | 20 | μA |
| IQ2(V _{DDP}) | Quiescent Current - Switching | ENBN = ENP = V _{DDB} | | 2.3 | 5 | mA |
| V(FBP) | Feedback Reference Voltage | | 1.245 | 1.310 | 1.375 | V |
| I(FBP) | Feedback Input Bias Current | | | 0.1 | | μΑ |
| I(DRVP) | RMS DRVP Output Current | V _{DDP} = 12V | | 60 | | mA |
| | | V _{DDP} = 6V | 15 | | | mA |
| ILR_V _{ON} | Load Regulation | 5mA < I _L < 15mA | -0.5 | 0.03 | 0.5 | %/mA |
| F _{PUMP} | Charge Pump Frequency | Frequency set by R _{OSC} - see boost section | 0.5*F _{OSC} | | | |

EL7581

$\textbf{Electrical Specifications} \qquad \text{V}_{IN} = 3.3 \text{V}, \text{V}_{BOOST} = 12 \text{V}, \text{R}_{OSC} = 100 \text{k}\Omega, \text{T}_{A} = 25 ^{\circ}\text{C Unless Otherwise Specified.} \textbf{(Continued)}$

| DESCRIPTION | CONDITIONS | MIN | TYP | MAX | UNIT |
|---|--|--|---|---|--|
| CULATED CHARGE PUMP (V_{OFF}) Deform on the magnitude of the ubler or tripler) | ne V _{DDN} input voltage (normally connected to \ | /BOOST) | and the ex | cternal cor | nponent |
| Supply Input for Negative Charge Pump | Usually connected to V _{BOOST} output | 5 | | 17 | V |
| Quiescent Current - Shut-down | ENBN = 0V | | 1.2 | 10 | μΑ |
| Quiescent Current - Switching | ENBN = V _{DDB} | | 2.3 | 5 | mA |
| Feedback Reference Voltage | | -80 | 0 | +80 | mV |
| Feedback Input Bias Current | Magnitude of input bias | | 0.1 | | μΑ |
| RMS DRVN Output Current | V _{DDN} = 12V | | 60 | | mA |
| | V _{DDN} = 6V | 15 | | | mA |
| Load Regulation | -15mA < I _L < -5mA | -0.5 | 0.03 | 0.5 | %/mA |
| Charge Pump Frequency | Frequency set by R _{OSC} - see boost section | 0.5*F _{OSC} | | | |
| ROL LOGIC | | | | | 4 |
| Enable Input High Threshold | X = "BN", "P" | 1.4 | | | V |
| Enable Input Low Threshold | X = "BN", "P" | | | 0.6 | V |
| Logic Low Bias Current | X = "BN", "P" = 0V | | 0.1 | | μΑ |
| Logic High Bias Current | ENBN = 5V | | 7.5 | 15 | μΑ |
| Logic High Bias Current | ENP = 5V | | 3.3 | 7.5 | μΑ |
| ATURE PROTECTION | , | | | 1 | |
| Over-temperature Threshold | | | 130 | | °C |
| Over-temperature Hysteresis | | | 40 | | °C |
| | ULATED CHARGE PUMP (VOFF) DEF output depends on the magnitude of the obler or tripler) Supply Input for Negative Charge Pump Quiescent Current - Shut-down Quiescent Current - Switching Feedback Reference Voltage Feedback Input Bias Current RMS DRVN Output Current Load Regulation Charge Pump Frequency ROL LOGIC Enable Input High Threshold Enable Input Low Threshold Logic Low Bias Current Logic High Bias Current Logic High Bias Current ATURE PROTECTION Over-temperature Threshold | ULATED CHARGE PUMP (VOFF) Piper output depends on the magnitude of the VDDN input voltage (normally connected to Volbler or tripler) Supply Input for Negative Charge Pump Usually connected to VBOOST output Quiescent Current - Shut-down ENBN = 0V Quiescent Current - Switching ENBN = VDDB Feedback Reference Voltage Feedback Input Bias Current Magnitude of input bias RMS DRVN Output Current VDDN = 12V VDDN = 6V Load Regulation -15mA < IL < -5mA Charge Pump Frequency Frequency set by ROSC - see boost section ROL LOGIC Enable Input High Threshold X = "BN", "P" Enable Input Low Threshold X = "BN", "P" Logic Low Bias Current X = "BN", "P" = 0V Logic High Bias Current ENBN = 5V ATURE PROTECTION Over-temperature Threshold Over-temperature Threshold Over-temperature Threshold Over-temperatu | ULATED CHARGE PUMP (VOFF) Deep output depends on the magnitude of the VDDN input voltage (normally connected to VBOOST) subler or tripler) Supply Input for Negative Charge Pump Usually connected to VBOOST output 5 Quiescent Current - Shut-down ENBN = 0V | ULATED CHARGE PUMP (VOFF) DFF output depends on the magnitude of the VDDN input voltage (normally connected to VBOOST) and the example of the VDDN input voltage (normally connected to VBOOST) and the example of the value of tripler) Supply Input for Negative Charge Pump Usually connected to VBOOST output 5 Quiescent Current - Shut-down ENBN = 0V 1.2 Quiescent Current - Switching ENBN = VDDB 2.3 Feedback Reference Voltage -80 0 Feedback Input Bias Current Magnitude of input bias 0.1 RMS DRVN Output Current VDDN = 12V 60 VDDN = 6V 15 Load Regulation -15mA < I _L < -5mA -0.5 0.03 Charge Pump Frequency Frequency set by ROSC - see boost section 0.5°FOSC ROL LOGIC Enable Input High Threshold X = "BN", "P" 1.4 Enable Input Low Threshold X = "BN", "P" 0.1 Logic Low Bias Current ENBN = 5V 7.5 Logic High Bias Current ENBN = 5V 3.3 ATURE PROTECTION 130 Over-temperature Threshold 130 Over-temper | MULATED CHARGE PUMP (VOFF) OFF Output depends on the magnitude of the VDDN input voltage (normally connected to VBOOST) and the external controller or tripler) Supply Input for Negative Charge Pump Usually connected to VBOOST output 5 17 Quiescent Current - Shut-down ENBN = 0V 1.2 10 Quiescent Current - Switching ENBN = VDDB -80 0 +80 Feedback Reference Voltage -80 0 +80 Feedback Input Bias Current Magnitude of input bias 0.1 RMS DRVN Output Current VDDN = 12V 60 VDDN = 6V 15 -0.5 0.03 0.5 Charge Pump Frequency Frequency set by ROSC - see boost section 0.5*FOSC ROLLOGIC Enable Input High Threshold X = "BN", "P" 1.4 -0.6 Logic Low Bias Current X = "BN", "P" = 0V 0.1 Logic High Bias Current ENBN = 5V 7.5 15 Logic High Bias Current ENP = 5V 3.3 7.5 ATURE PROTECTION 130 130 Total set of triple of the magnitude of the WDDN input voltage (normally connected to VBOOST) and the external controlled variation of the magnitude of triple output to variation of the magnitude of triple output to to triple output 1.2 Total set of triple output 1.2 10 1.2 10 Total set of triple output 1.2 Total set of triple output 1.2 10 Total set of triple output 1.2 Total set of triple o |

EL7581

Pin Descriptions I = Input, O = Output, S = Supply

| PIN NUMBER | PIN NAME | PIN TYPE | PIN FUNCTION |
|------------|----------|----------|--|
| 1 | VSSB | S | Ground for DC-DC boost and reference circuits; chip substrate |
| 2 | SS | I | Soft-start input; the capacitor connected to this pin sets the current limited start time |
| 3 | FBB | 1 | Voltage feedback input for boost circuit; determines boost output voltage, V _{BOOST} |
| 4 | VDDB | S | Positive supply input for DC-DC boost circuits |
| 5 | LX | 0 | Boost regulator inductor drive connected to drain of internal NFET |
| 6 | LX | 0 | Boost regulator inductor drive connected to drain of internal NFET |
| 7 | LX | 0 | Boost regulator inductor drive connected to drain of internal NFET |
| 8 | DRVN | 0 | Driver output for the external generation of negative charge pump voltage, V _{OFF} |
| 9 | VDDN | S | Positive supply for input for V _{OFF} generator |
| 10 | FBN | I | Voltage feedback input to determine negative charge pump output, V _{OFF} |
| 11 | VSSP | S | Negative supply pin for both the positive and negative charge pumps |
| 12 | FBP | I | Voltage feedback to determine positive charge pump output, V _{ON} |
| 13 | VDDP | S | Positive supply input for V _{ON} generator |
| 14 | DRVP | 0 | Voltage driver output for the external generation of positive charge pump, V _{ON} |
| 15 | PGND | 0 | Power ground, connected to source of internal NFET |
| 16 | PGND | 0 | Power ground, connected to source of internal NFET |
| 17 | VREF | I | Voltage reference for charge pump circuits; decouple to ground |
| 18 | ENBN | I | Enable pin for boost ($V_{\mbox{\footnotesize{BOOST}}}$ generation) and negative charge pump ($V_{\mbox{\footnotesize{OFF}}}$ generation); active high |
| 19 | ENP | I | Enable for DRVP (V _{ON} generation); active high |
| 20 | ROSC | I | Connected to an external resistor to ground; sets the switching frequency of the DC-DC boost |

Typical Performance Curves




FIGURE 1. EFFICIENCY vs $I_{\mbox{OUT}}$




FIGURE 3. EFFICIENCY vs I_{OUT}




FIGURE 5. LOAD REGULATION




FIGURE 2. EFFICIENCY vs I_{OUT}




FIGURE 4. EFFICIENCY vs I_{OUT}




FIGURE 6. LOAD REGULATION




FIGURE 7. LOAD REGULATION




FIGURE 9. V_{ON} vs I_{ON}




FIGURE 11. F_S vs R_{OSC}




FIGURE 8. LOAD REGULATION




FIGURE 10. V_{OFF} vs I_{OFF}




FIGURE 12. SWITCHING PERIOD vs ROSC




FIGURE 13. F_S vs V_{DDB}




FIGURE 15. BOOST STAGE




FIGURE 17. V_{ON} RIPPLE




FIGURE 14. $V_{\mbox{\scriptsize REF}}$ vs TEMPERATURE




FIGURE 16. V_{ON} RIPPLE




FIGURE 18. V_{OFF} RIPPLE




FIGURE 19. V_{OFF} RIPPLE




FIGURE 21. START-UP VOLTAGE AND CURRENT




FIGURE 23. POWER-UP, NO DELAY RC NETWORK ON ENABLE PINS




FIGURE 20. BOOST CONVERTER TRANSIENT RESPONSE




FIGURE 22. START-UP VOLTAGE AND CURRENT




FIGURE 24. POWER-DOWN, NO DELAY RC NETWORK ON ENABLE PINS




FIGURE 25. POWER-DOWN, 100K AND 0.1µF DELAY NETWORK ON ENP




FIGURE 27. LX WAVEFORM - DISCONTINUOUS MODE




FIGURE 29. 20-PIN HTSSOP THERMAL RESISTANCE vs PCB AREA, NO AIR FLOW




FIGURE 26. POWER-UP, 100K AND 0.1µF DELAY NETWORK ON ENP




FIGURE 28. LX WAVEFORM - CONTINUOUS MODE

JEDEC JESD51-7 HIGH EFFECTIVE THERMAL




FIGURE 30. PACKAGE POWER DISSIPATION VS AMBIENT TEMPERATURE





FIGURE 31. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

Block Diagram



Applications Information

The EL7581 is high efficiency multiple output power solution designed specifically for thin-film transistor (TFT) liquid crystal display (LCD) applications. The device contains one high current boost converter and two low power charge pumps (V_{ON} and V_{OFF}).

The boost converter contains an integrated N-channel MOSFET to minimize the number of external components. The converter output voltage can be set from 5V to 18V with external resistors. The V_{ON} and V_{OFF} charge pumps are independently regulated to positive and negative voltages using external resistors. Output voltages as high as 40V can be achieved with additional capacitors and diodes.

Boost Converter

The boost converter operates in constant frequency pulsewidth-modulation (PWM) mode. Quiescent current for the EL7581 is only 5mA when enabled, and since only the low side MOSFET is used, switch drive current is minimized. 90% efficiency is achieved in most common application operating conditions.

A functional block diagram with typical circuit configuration is shown on the previous page. Regulation is performed by the PWM comparator which regulates the output voltage by comparing a divided output voltage with an internal reference voltage. The PWM comparator outputs its result to the PWM logic. The PWM logic switches the MOSFET on and off through the gate drive circuit. Its switching frequency is external adjustable with a resistor from timing control pin (ROSC) to ground. The boost converter has 200kHz to 1.2MHz operating frequency range.

Start-Up

After V_{DDB} reaches a threshold of about 2V, the power MOSFET is controlled by the start-up oscillator, which generates fixed duty-ratio of 0.5 - 0.7 at a frequency of several hundred kilohertz. This will boost the output voltage, providing the initial output current load is not too great (<250mA).

When V_{DDB} reaches about 3.7V, the PWM comparator takes over the control. The duty ratio will be decided by the multiple-input direct summing comparator, Max_Duty signal (about 90% duty-ratio), and the Current Limit Comparator, whichever is the smallest.

The soft-start is provided by the current limit comparator. As the internal $12\mu A$ current source charges the external soft-start capacitor, the peak MOSFET current is limited by the voltage on the capacitor. This in turn controls the rising rate of output voltage.

The regulator goes through the start-up sequence as well after the ENBN signal is pulled to HI.

Steady-State Operation

When the output reaches the preset voltage, the regulator operates at steady state. Depending on the input/output condition and component, the inductor operates at either continuous-conduction mode or discontinuous-conduction mode.

In the continuous-conduction mode, the inductor current is a triangular waveform and LX voltage a pulse waveform. In the discontinuous-conduction mode, the inductor current is completely 'dried-out' before the MOSFET is turned on again. The input voltage source, the inductor, and the MOSFET and output diode parasitic capacitors forms a resonant circuit. Oscillation will occur in this period. This oscillation is normal and will not affect the regulation.

At very low load, the MOSFET will skip pulse sometimes. This is normal.

Current Limit

The MOSFET current limit is nominal I_{LMT} = 2.75A. This restricts the maximum output current I_{OMAX} based on the following formula:

$$I_{OMAX} = \left(I_{LMT} - \frac{\Delta L}{2}\right) \times \frac{V_{IN}}{V_{O}}$$

where:

 \(\Delta \L \) is the inductor peak-to-peak current ripple and is decided by:

$$\Delta I_L = \frac{V_{IN}}{L} \times \frac{D}{F_S}$$

• D is the MOSFET turn-on radio and is decided by:

$$D = \frac{V_O - V_{IN}}{V_O}$$

F_S is the switching frequency.

The following table gives typical values: (Margins are considered in deriving I_{OMAX} . They are 10%, 3%, 20%, 10%, and 20% on V_{IN} , V_{O} , L, F_{S} , and I_{LMT} , respectively.)

TABLE 1. MAXIMUM CONTINUOUS OUTPUT CURRENT

| V _{IN} (V) | V _O (V) | L (µH) | F _S (kHz) | I _{OMAX} (mA) |
|---------------------|--------------------|--------|----------------------|------------------------|
| 3.3 | 5 | 10 | 1000 | 1200 |
| 3.3 | 9 | 10 | 1000 | 660 |
| 3.3 | 12 | 10 | 1000 | 490 |
| 3.3 | 15 | 10 | 1000 | 390 |
| 5 | 9 | 10 | 1000 | 980 |
| 5 | 12 | 10 | 1000 | 720 |
| 5 | 15 | 10 | 1000 | 570 |
| 12 | 15 | 10 | 1000 | 1300 |
| 12 | 18 | 10 | 1000 | 1100 |

Component Considerations

Input Capacitor

It is recommended that C_{IN} is larger than $10\mu F.$ Theoretically, the input capacitor has ripple current of $\Delta I_L.$ Due to high-frequency noise in the circuit, the input current ripple may exceed the theoretical value. Larger capacitor will reduce the ripple further.

Boost Inductor

The inductor has peak and average current decided by:

$$I_{LPK} = I_{LAVG} + \frac{\Delta I_L}{2}$$

$$I_{LAVG} = \frac{I_0}{1 - D}$$

The inductor should be chosen to be able to handle this current. Furthermore, due to the fixed internal compensation, it is recommended that maximum inductance of $10\mu H$ and $15\mu H$ to be used in the 5V and 12V or higher output voltage, respectively.

The output diode has average current of $I_{\rm O}$, and peak current the same as the inductor's peak current. Schottky diode is recommended and it should be able to handle those currents.

Feedback Resistor Network

An external resistor divider is required to divide the output voltage down to the nominal reference voltage. Current drawn by the resistor network should be limited to maintain the overall converter efficiency. The maximum value of the resistor network is limited by the feedback input bias current and the potential for noise being coupled into the feedback pin. A resistor network in the order of $200k\Omega$ is recommended. The boost converter output voltage is determined by the following relationship:

$$V_{BOOST} = \frac{R_1 + R_2}{R_1} \times V_{FBB}$$

Where V_{FBB} is 1.300V as specified.

A 3.9nF compensation capacitor across the feedback resistor to ground is recommended to keep the converter in stable operation at low output current and high frequency conditions.

Schottky Diode

Speed, forward voltage drop, and reverse current are the three most critical specifications for selecting the Schottky diode. The entire output current flows through the diode, so the diode average current is the same as the average load current and the peak current is the same as the inductor peak current. When selecting the diode, one must consider the forward voltage drop at the peak diode current. On the

Elantec demo board, MBRM120 is selected. Its forward voltage drop is 450mV at 1A forward current.

Output Capacitor

The EL7581 is specially compensated to be stable with capacitors which have a worst-case minimum value of $10\mu F$ at the particular V_{OUT} being set. Output ripple voltage requirements also determine the minimum value and the type of capacitors. Output ripple voltage consists of two components - the voltage drop caused by the switching current though the ESR of the output capacitor and the charging and discharging of the output capacitor:

$$V_{RIPPLE} = I_{LPK} \times ESR + \frac{V_{OUT} - V_{IN}}{V_{OUT}} \times \frac{I_{OUT}}{C_{OUT} \times FS}$$

For low ESR ceramic capacitors, the output ripple is dominated by the charging/discharging of the output capacitor.


In addition to the voltage rating, the output capacitor should also be able to handle the RMS current is given by:

$$I_{CORMS} = \sqrt{(1 - D) \times \left(D + \frac{\Delta I_L^2}{I_{LAVG}^2} \times \frac{1}{12}\right)} \times I_{LAVG}$$

Positive and Negative Charge Pump (V_{ON} and V_{OFF})

The EL7581 contains two independent charge pumps (see charge pump block and connection diagram.) The negative charge pump inverts the V_{DDN} supply voltage and provides a regulated negative output voltage. The positive charge pump doubles the V_{DDP} supply voltage and provides a regulated positive output voltage. The regulation of both the negative and positive charge pumps is generated by the internal comparator that senses the output voltage and compares it with and internal reference. The switching frequency of the charge pump is set to $\frac{1}{2}$ the boost converter switching frequency.

The pumps use pulse width modulation to adjust the pump period, depending on the load present. The pumps are short-circuit protected to 180mA at 12V supply and can provide 15mA to 60mA for 6V to 12V supply.



Positive Charge Pump Design Considerations

A single stage charge pump is shown above. The maximum $V_{\mbox{ON}}$ output voltage is determined by the following equation:


$$V_{ON}(max) \leq 2 \times V_{DDCPP} - I_{OUT} \times 2 \times (R_{ONN} + R_{ONP}) - 2 \times V_{DIODE} - I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPP}} - I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{OUT1}} + \frac{1}{0.5 \times F_S \times C_{OUT1}} +$$

where:

• R_{ONN} and R_{ONP} resistance values depend on the V_{DDP} voltage levels. For 12V supply, R_{ON} is typically 33 Ω . For 6V supply, R_{ON} is typically 45 Ω .

If additional stage is required, the LX switching signal is recommended to drive the additional charge pump diodes. The drive impedance at the LX switching is typically 150m Ω . The figure on the next page illustrates an implementation for two-stage positive charge pump circuit.

Two-Stage Positive Charge Pump Circuit



The maximum V_{ON} output voltage for N+1 stage charge pump is:

$$\begin{aligned} & V_{ON}(\text{max}) \leq 2 \times V_{DDP} - I_{OUT} \times 2 \times (R_{ONN} + R_{ONP}) - 2 \times V_{DIODE} - I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPP}} - I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{OUT1}} + N \times V_{LX}(\text{max}) - N \times \left(2 \times V_{DIODE} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPP}} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{OUT1}}\right) + N \times V_{LX}(\text{max}) - N \times \left(2 \times V_{DIODE} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPP}} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{OUT1}}\right) + N \times V_{LX}(\text{max}) - N \times \left(2 \times V_{DIODE} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPP}} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{OUT1}}\right) + N \times V_{LX}(\text{max}) - N \times \left(2 \times V_{DIODE} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPP}} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPP}} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPP}}\right) + N \times V_{LX}(\text{max}) - N \times \left(2 \times V_{DIODE} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPP}} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPP}} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPP}}\right) + N \times V_{LX}(\text{max}) - N \times \left(2 \times V_{DIODE} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPP}} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPP}}\right) + N \times V_{LX}(\text{max}) - N \times \left(2 \times V_{DIODE} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPP}} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPP}}\right) + N \times V_{LX}(\text{max}) - N \times \left(2 \times V_{DIODE} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPP}} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPP}}\right) + N \times V_{LX}(\text{max}) - N \times \left(2 \times V_{DIODE} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPP}} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPP}}\right)$$

 R_{11} and R_{12} set the V_{ON} output voltage:

$$V_{ON} = V_{FBP} \times \frac{R_{11} + R_{12}}{R_{11}}$$

Where $V_{\mbox{FPB}}$ is nominal 1.310V.


Negative Charge Pump Design Considerations

The criteria for the negative charge pump is similar to the positive charge pump. For a single stage charge pump, the maximum V_{OFF} output voltage is:

$$V_{OFF}(max) \geq I_{OUT} \times 2 \times (R_{ONN} + R_{ONP}) + 2 \times V_{DIODE} - I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPN}} - I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{OUT2}} - V_{DDN} \times \frac{1}{0.5 \times F_S \times C_{OUT2}} = 0$$

Similar to positive charge pump, if additional stage is required, the LX switching signal is recommended to drive the additional charge pump diodes. The figure on the next page shows a two stage negative charge pump circuit.

Two-Stage Negative Charge Pump Circuit



The maximum V_{OFF} output voltage for N+1 stage charge pump is:

$$\begin{aligned} & V_{OFF}(max) \geq I_{OUT} \times 2 \times (R_{ONN} + R_{ONP}) + 2 \times V_{DIODE} - I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPN}} - I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{OUT2}} - V_{DDN} - N \times V_{LX}(max) + N \times \left(2 \times V_{DIODE} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPN}} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{OUT2}}\right) - V_{DDN} - N \times V_{LX}(max) + N \times \left(2 \times V_{DIODE} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPN}} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{OUT2}}\right) - V_{DDN} - N \times V_{LX}(max) + N \times \left(2 \times V_{DIODE} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{CPN}} + I_{OUT} \times \frac{1}{0.5 \times F_S \times C_{OUT2}}\right) - V_{DDN} -$$

R₂₁ and R₂₂ determine V_{OFF} output voltage:

$$V_{OFF} = -V_{REF} \times \frac{R_{21}}{R_{22}}$$

Where V_{REF} is nominal 1.310V.

Over-Temperature Protection

An internal temperature sensor continuously monitors the die temperature. In the event that die temperature exceeds the thermal trip point, the device will shut down and disable itself. The upper and lower trip points are typically set to 130°C and 90°C respectively.

PCB Layout Guidelines


Careful layout is critical in the successful operation of the application. The following layout guidelines are recommended to achieve optimum performance.

- V_{REF} and V_{DDB} bypass capacitors should be placed next to the pins.
- Place the boost converter diode and inductor close to the LX pins.
- Place the boost converter output capacitor close to the PGND pins.
- Locate feedback dividers close to their respected feedback pins to avoid switching noise coupling into the high impedance node.
- Place the charge pump feedback resistor network after the diode and output capacitor node to avoid switching noise.

- Thermal pad needs to be connected to PGND pins electrically, and it should be soldered to PCB with thermal vias connecting to ground plane for maximum heat dissipation.
- All low-side feedback resistors should be connected directly to V_{SSB}. V_{SSB} should be connected to the power ground close at one point only.

A demo board is available to illustrate the proper layout implementation.


Typical Application Circuit



^{*} MBRM120LT3

^{**} BAT54S

Package Outline Drawing



NOTE: The package drawing shown here may not be the latest version. To check the latest revision, please refer to the Intersil website at http://www.intersil.com/design/packages/index.asp

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com