


Description

The CXK77B1810AGB-5/6 is a high speed 1M bit Bi-CMOS synchronous static RAM organized as 65536 words by 18 bits. This SRAM integrates input registers, high speed SRAM and write buffer onto a single monolithic IC and features the delayed write system to reduce the dead cycles.

Features

- Fast cycle time (Cycle) (Frequency)
- CXK77B1810AGB-5 5ns 200MHz
- 6 6ns 167MHz
- Inputs and outputs are GTL/HSTL compatible
- Controlled Impedance Driver
- Single 3.3V power supply: 3.3V±0.15V
- Byte-write possible
- \overline{OE} asynchronization
- JTAG test circuit
- Package 119TBGA
- 4 kinds of synchronous operation mode
 - Register-Register mode (R-R mode)
 - Register-Flow Thru mode (R-F mode)
 - Register-Latch mode (R-L mode)
 - Dual clock mode (D-C mode)

119 pin BGA (Plastic)


**Function**

65536 word x 18bit High Speed Bi-CMOS Synchronous SRAM

Structure

Silicon gate Bi-CMOS IC

Block Diagram



Pin Configuration (Top View)

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|---|------------------|-----------------|------------------|-----------------|------------------|-----------------|------------------|
| A | V _{DDQ} | A | A | NC | A | A | V _{DDQ} |
| B | NC | NC | NC | NC | NC | NC | NC |
| C | NC | A | A | V _{DD} | A | A | NC |
| D | DQ _b | NC | V _{SS} | ZQ | V _{SS} | DQ _a | NC |
| E | NC | DQ _b | V _{SS} | \overline{S} | V _{SS} | NC | DQ _a |
| F | V _{DDQ} | NC | V _{SS} | \overline{G} | V _{SS} | DQ _a | V _{DDQ} |
| G | NC | DQ _b | \overline{BWb} | \overline{C} | V _{SS} | NC | DQ _a |
| H | DQ _b | NC | V _{SS} | C | V _{SS} | DQ _a | NC |
| J | V _{DDQ} | V _{DD} | VREF | V _{DD} | VREF | V _{DD} | V _{DDQ} |
| K | NC | DQ _b | V _{SS} | K | V _{SS} | NC | DQ _a |
| L | DQ _b | NC | V _{SS} | \overline{K} | \overline{BWa} | DQ _a | NC |
| M | V _{DDQ} | DQ _b | V _{SS} | \overline{W} | V _{SS} | NC | V _{DDQ} |
| N | DQ _b | NC | V _{SS} | A | V _{SS} | DQ _a | NC |
| P | NC | DQ _b | V _{SS} | A | V _{SS} | NC | DQ _a |
| R | NC | A | M1 | V _{DD} | M2 | A | NC |
| T | NC | A | A | NC | A | A | ZZ |
| U | V _{DDQ} | TMS | TDI | TCK | TDO | NC | V _{DDQ} |



Pin Description

| Symbol | Description | Symbol | Description | Symbol | Description |
|-----------------|---------------------------|------------------|----------------------------|------------------|--------------------------|
| A | Address Input | \overline{BWx} | Byte Write Enable (a to b) | V _{DD} | +3.3V power supply |
| DQ _x | Data I/O in byte (a to b) | \overline{S} | Chip Select | V _{DDQ} | Output power supply |
| K | Positive Clock | \overline{G} | Asyn Output Enable | V _{SS} | Ground |
| \overline{K} | Negative Clock | ZZ | Sleep Mode Select | M1, M2 | Mode Select |
| C | Output Positive Clock(*) | TCK | JTAG Clock | ZQ | Output Impedance Control |
| \overline{C} | Output Negative Clock(*) | TMS | JTAG Mode Select | NC | No Connect |
| VREF | Input Reference | TDI | JTAG Data In | | |
| \overline{W} | Write Enable | TDO | JTAG Data Out | | |

(*) These pins should be tied to V_{DD} or V_{SS} except D-C mode.

Package Outline Unit: mm

119 TERMINAL BGA (PLASTIC)



DETAIL X

PACKAGE STRUCTURE

| | |
|------------|-------------|
| SONY CODE | BGA-119P-01 |
| EIAJ CODE | _____ |
| JEDEC CODE | _____ |

| | |
|-------------------|----------------------|
| PACKAGE MATERIAL | EPOXY RESIN |
| BOARD MATERIAL | COPPER-CLAD LAMINATE |
| TERMINAL MATERIAL | SOLDER |
| PACKAGE WEIGHT | 0.8g |