

# 2.0 Amp IGBT Gate Drive Optocoupler with Integrated Over-current Protection and Fault Feedback

# Preliminary Technical Data

#### HCPL-3160

#### **Features**

- Integrated IGBT Desaturation Protection
- Integrated Optically Isolated IGBT Fault Status Feedback
- CMOS Compatible INPUT and FAULT Status Indicator




- Small Printed Circuit Board Footprint (SO-16 Package)
- -40°C to 100°C Operating Temperature
- Suitable for Integration in Power Modules
- 2.0 A Minimum Peak Output Current
- 15 kV/ $\mu$ s Minimum Common Mode Rejection (CMR) at  $V_{CM} = 1500 \text{ V}$
- $V_{IORM} = 890 V_{PEAK}$

### **Description**

The HCPL-3160 provides low cost, area efficient IGBT gate drive that includes desaturation or over current detection and local IGBT shutdown. The integrated fault feedback optocoupler notifies the controller when the IGBT is shutdown due to a desaturation or over current condition.

### **Functional Diagram**



This data sheet represents the latest information at the time of publication of this catalog. All specifications subject to change. Samples available Fall 1996.

### **Fault Circuit Operation**

A typical desaturation protected IGBT gate drive application circuit using the HCPL-3160 is shown in Figure 1. The IGBT collector to emitter voltage is monitored through D<sub>DESAT</sub>. When the IGPT is *on* and V<sub>DESAT</sub> exceeds the internal reference voltage of 7 V the IGBT gate is "softly" turned-off by M2 to prevent large di/dt generation. The LED2 driver is also activated, which drives the internal feedback LED2 and notifies the

controller of the IGBT fault by bringing the FAULT output low. The FAULT output remains low until RESET is brought low. (Note if a separate reset line is not required, RESET can be connected to Vin on the circuit board. In this case, the FAULT output will be reset on the next PWM cycle that Vin goes low.) The FAULT output is an open collector which allows the FAULT outputs from all the HCPL-3160s in a drive to be connected together in a "wired OR" forming

a single fault bus for interfacing with the micro-controller. The ENABLE input can also be connected to this fault bus. With this connection all IGBTs in a drive are shutdown without micro-controller intervention once a fault is detected on a single IGBT.

 $C_{BLANK}$  disables the fault detection circuitry for a time period sufficient for normal IGBT turn-on.  $C_{BLANK}$  is held low by Q1 when the IGBT is off.




Figure 1. IGBT Gate Drive with Desaturation Protection and Fault Feedback.

## **Preliminary Electrical Specifications (DC)**

Over recommended operating conditions ( $T_A$  = -40 to 100°C) unless otherwise specified.

| Parameter                               | Symbol                                  | Min.                | Тур.*               | Max.           | Units | Conditions  |
|---|---|---------------------|---------------------|----------------|-------|---|
| Logic Low<br>Voltages                   | INPUT<br>RESET<br>FAULT<br>ENABLE       |                     |                     | 0.8            | V     |   |
| Logic High<br>Voltages                  | INPUT<br>RESET<br>FAULT<br>ENABLE       | 2.0                 |                     |                | V     |   |
| High Level                              | $I_{OH}$                                | 0.5                 | 1.5                 |                | A     | $V_{\rm O} = V_{\rm CC2}$ -4 V                          |
| Output Current                          |   | 2.0                 |                     |                | A     | $V_O = V_{CC2} 15 V$                                    |
| Low Level<br>Output Current             | $I_{OL}$                                | 0.5                 | 2.0                 |                | A     | $V_{\rm O} = V_{\rm EE} + 2.5 \text{ V}$                |
|   |   | 2.0                 |                     |                | A     | $V_{\rm O} = V_{\rm EE} + 15$                           |
| High Level<br>Output Voltage            | $V_{OH}$                                | V <sub>CC2</sub> -4 | V <sub>CC2</sub> -3 |                | V     | $I_0 = -100 \text{ mA}$                                 |
| Low Level<br>Output Voltage             | $V_{OL}$                                |                     | 0.1                 | 0.5            | V     | $I_{\rm O} = 100 \text{ mA}$                            |
| High Level Supply<br>Current            | $I_{\rm CC1H}$                          |                     |                     | 12             | mA    | $Vin = 5 V, V_{CC1} = 5 V$                              |
| High Level<br>Supply Current            | $I_{\rm CC1L}$                          |                     |                     | 2              | mA    | $Vin = 0 V, V_{CC1} = 5 V$                              |
| High Level<br>Supply Current            | $I_{CC2H}$                              |                     | 3                   | 7              | mA    | output open   |
| Low Level<br>Supply Current             | $I_{CC2L}$                              |                     | 3                   | 7              | mA    | output open   |
| Blanking Capacitor<br>Charging Current  | $I_{CHG}$                               | 0.2                 | 0.32                | 0.45           | mA    | Vdesat = 0 V  |
| Blanking Capacitor<br>Discharge Current | $I_{DSCHG}$                             |                     | 60                  |                | mA    | Vdesat = 7 V  |
| UVLO Threshold                          | V <sub>UVLO+</sub>                      |                     | 13.0<br>(10.9)      | 13.4<br>(12.5) | V     | $V_{CC2} = 1.0 \text{ ms ramp},$<br>$V_O > 5 \text{ V}$ |
|   | V <sub>UVLO</sub> -                     | 11.2<br>(8.7)       | 11.6<br>(9.5)       |                | V     | $V_{CC2} = 1.0 \text{ ms ramp},$<br>$V_O > 5 \text{ V}$ |
| UVLO Hysteresis                         | V <sub>UVLO+</sub> - V <sub>UVLO-</sub> |                     | 1.4                 |                | V     |   |
| Desaturation Trip<br>Voltage            | $V_{ m DESAT}$                          | 6.0                 | 7.0                 | 8.0            | V     |   |

<sup>\*</sup>All typical values at  $T_A = 25$  °C and  $V_{CC2}$  -  $V_{EE} = 30$  V, unless otherwise noted. <sup>1)</sup>  $V_{UVLO+}$  and  $V_{UVLO-}$  are specified as the  $V_{CC2}$  at which  $V_O$  exceeds 5 V. The approximate output voltage just prior/after the UVLO transition is given in parenthesis.

## **Preliminary Switching Specifications (AC)**

Over recommended operating conditions ( $T_A = -40$  to  $100^{\circ}$ C) unless otherwise specified.

| Parameter   | Symbol                         | Min. | Typ.* | Max. | Units | Conditions  |
|---|--------------------------------|------|-------|------|-------|---|
| Propagation Delay Time<br>to High Output Level                    | $\mathrm{t_{PLH}}$             | 0.10 | 0.30  | 0.50 | μs    | $Rg = 10 \Omega,$ $Cg = 10 nF,$                                   |
| Propagation Delay Time<br>to Low Output Level                     | $ m t_{PHL}$                   | 0.10 |       | 0.50 | μs    | f = 10  kHz,  Duty Cycle = 50%                                    |
| Pulse Width Distortion  | pwd                            | -0.1 |       | 0.1  | μs    |   |
| Propagation Delay<br>Difference Between<br>Any Two Parts          | $t_{ m PHL}$ - $t_{ m PLH}$    | -0.4 |       | 0.4  | μs    |   |
| Rise Time   | $t_{\rm r}$                    |      | 0.1   |      | μs    |   |
| Fall Time   | $t_{\mathrm{f}}$               |      | 0.1   |      | μs    |   |
| Propagation Delay<br>Time from Desat to<br>Low Level Output       | $t_{P(DS)}$                    |      |       | 1.5  | μs    | $Rg = 10 \Omega,$ $CG = 10 \text{ nF}$                            |
| Propagation Delay<br>Time from Desat to<br>Low Level FAULT Signal | $t_{\mathrm{PF}(\mathrm{DS})}$ |      |       | 10   | μs    | $RG = 10 \Omega,$ $CG = 10 \text{ nF}$                            |
| Minimum FAULT<br>Signal Pulse Width                               | $\Delta t_{ m FAULT}$          |      | 2.0   |      | μs    |   |
| UVLO Turn Off Delay   | $t_{ m UVLO~OFF}$              |      | 0.6   |      | μs    |   |
| Output High Level<br>Common Mode<br>Transient Immunity            | $ \mathrm{CM_H} $              | 15   | 30    |      | kV/μs | $T_A = 25$ °C, INPUT = 5 V,<br>$V_{CM} = 1500$ V, $V_{CC} = 30$ V |
| Output Low Level<br>Common Mode<br>Transient Immunity             | $ \mathrm{CM_L} $              | 15   | 30    |      | kV/μs | $T_A = 25$ °C, $V_{CM} = 1500$ V, INPUT = 0 V, $V_{CC2} = 30$ V   |

<sup>\*</sup>All typical values at  $\rm T_A = 25^{\circ}\!C$  and  $\rm V_{CC2}$  -  $\rm V_{EE} = 30$  V, unless otherwise noted.