

MOS INTEGRATED CIRCUIT

μ PD78323,78324

16/8-BIT SINGLE-CHIP MICROCONTROLLER

DESCRIPTION

The μ PD78324 is a 16/8-bit single-chip microcontroller that incorporates a high-performance 16-bit CPU. The μ PD78324 is one of 78K/III series. The internal capacity is significantly increased compared with the conventional μ PD78322.

A realtime pulse unit for realtime pulse control required in motor control, an A/D converter, a ROM, and a RAM have been integrated into one chip.

The μ PD78324 incorporates 32K-byte mask ROM and 1024-byte RAM.

The μ PD78323 is a ROM-less version of the μ PD78324. Also, It is provided the μ PD78P324 as an on-chip PROM product.

Detailed information about product features and specifications can be found in the following document. μ PD78322 User's Manual : IEU-1248

FEATURES

- Internal 16-bit architecture and external 8-bit data bus
- · High-speed processing by pipeline control and instruction prefetch
 - Minimum instruction execution time: 250 ns (with 16 MHz external clock in operation)
- Instruction set suitable for control operations (μPD78312 upward compatible)
 - Multiply/divide instructions (16 bits × 16 bits, 32 bits ÷ 16 bits)
 - · Bit manipulation instruction
 - String instruction, etc.
- · On-chip high-function interrupt controller
 - 3-level priority specifiable
 - 3-type interrupt processing mode selectable

(Vectored interrupt function, context switching function, and macro service function)

- Variety of peripheral hardware
 - · Realtime pulse unit
 - 8-channel, 10-bit A/D converter
 - Watchdog timer
- Powerful serial interface (with an on-chip dedicated baud rate generator)

• UART 1 channel

- SBI (NEC Standard Serial Bus Interface) 1 channel
- 3-wire serial I/O

APPLICATIONS

Motor control devices

Unless there are any particular differences, the μ PD78324 is described as the representative model in this document.

The information in this document is subject to change without notice.



ORDERING INFORMATION


Part Number	Package	On-chip ROM
μPD78323GJ-5BJ	74-pin plastic QFP (20 × 20 mm)	None
μPD78323LP	68-pin plastic QFJ (□950 mil)	None
μ PD78324GJ- $\times \times \times$ -5BJ	74-pin plastic QFP (20 × 20 mm)	Mask ROM
μ PD78324LP- $\times \times \times$	68-pin plastic QFJ (□950 mil)	Mask ROM

Remark $\times \times \times$ Indicates ROM code number.



PIN CONFIGURATION


• 74-pin plastic QFP (20 \times 20 mm) μ PD78323GJ-5BJ μ PD78324GJ- $\times\times$ -5BJ



Caution The NC pin should be connected to VSS for noise control (can also be left open).



• 68-pin plastic QFJ (\square 950 mil) μ PD78323LP μ PD78324LP- $\times\times$



INTP0 to INTP6 : Interrupt F RTP0 to RTP7 : Realtime F TI : Timer Inpu TxD : Transmit I RxD : Receive D SB0/SO : Serial Bus	Port ut Data ata /Serial Output /Serial Input ck	X1, X2 WDTO EA TMD TAS WR RD ASTB AD0 to AD7 A8 to A15 AN0 to AN7 AVREF AVSS AVDD VDD VSS	: Reset : Crystal : Watchdog Timer Output : External Access : Turbo Mode : Turbo Access Strobe : Write Strobe : Read Strobe : Address Strobe : Address Strobe : Address Bus : Analog Input : Analog Reference Voltage : Analog Vss : Analog VDD : Power Supply : Ground : Non-connection
---	--	---	--



GENERAL DESCRIPTION OF FUNCTIONS

Basic instructions	111	
Minimum instruction execution time	250 ns (with 16 MHz external clock in operation)	
Internal memory	 ROM : 32K bytes (μPD78324) None (μPD78323) RAM : 1K bytes 	
Memory space	64K bytes	
General registers	8 bits × 16 × 8 banks (memory mapping)	
I/O line	 Input port : 16 (dual-function as analog input: 8) Input/output port : 39 (μPD78324) 21 (μPD78323) 	
Real-time pulse unit	• 18/16-bit free running timer × 1 • 16-bit timer/event counter × 1 • 16-bit compare register × 6 • 18-bit capture register × 4 • 18-bit capture/compare register × 2 • Realtime output port × 8	
Serial communication interface	Serial interface with a dedicated baud rate generator UART: 1 channel SBI (NEC Serial Bus Interface): 1 channel	
A/D converter	10-bit resolution (8 analog inputs)	
External: 8, internal: 14 (dual-function as external: 2) • 3 processing modes (vectored interrupt function, context switching function, and macro service function)		
Test factor Internal: 1		
Standby	STOP mode/HALT mode	
Instruction set	16-bit transfer/operation instruction, multiplication/division instruction (16×16 , $32 \div 16$), bit manipulation instruction, string instruction, etc.	
Others	On-chip watchdog timer	
Package	• 68-pin plastic QFJ (□ 950 mil) • 74-pin plastic QFP (20 × 20 mm)	




DIFFERENCES BETWEEN μ PD78324 AND 78323

Product Name Item		μPD78324	μPD78323	
Internal ROM 32K bytes		32K bytes	None	
	Input	16 (dual-function a	as analog input: 8)	
I/O line	Input /output	39	21	
Port 4 (P40 to P	47)	Specifiable as I/O as an 8-bit unit. Functions as multiplexed address/data buses (AD0 to AD7) in the external memory expansion mode.	Functions always as multiplexed address/data buses.	
Port 5 (P50 to P57)		Specifiable as I/O bit-wise. Functions as address bus (A8 to A15) in the external memory expansion mode.	Functions always as address bus.	
Port 9 (P90 to P93)		Specifiable as I/O bit-wise. In the external memory expansion mode, P90 and P91 function as RD strobe signal output and WR strobe signal output, respectively. In the external memory high-speed fetch mode, P92 P93 function as TAS output and TMD output respectively.	Always P90 and P91 function as RD strobe and WR strobe signal output, respectively.	
Memory expansion mode register (MM)		Port 4 I/O mode is set as an 8-bit unit .	In the μPD78324 emulation mode, turbo acces acces manager (μPD71P301)Note PA and PB pins	
Port 5 mode register (PM5)		Port 5 I/O mode is set bit-wise.	are controlled as port 4 and port 5 emulation pins.	

Note Maintenance product

+



CONTENTS

1.	LIST OF PIN FUNCTIONS 11					
	1.1	PORT PINS	11			
	1.2	PINS OTHER THAN PORTS	12			
	1.3	PIN INPUT/OUTPUT CIRCUITS AND RECOMMENDED CONNECTION OF UNUSED PINS	14			
2.	CPU	ARCHITECTURE	16			
	2.1	MEMORY SPACE	16			
	2.2	PROCESSOR REGISTERS	19			
		2.2.1 Control Registers	20			
		2.2.2 General Registers	22			
		2.2.3 Special Function Registers (SFR)	24			
	2.3	DATA MEMORY ADDRESSING	29			
		2.3.1 General Register Addressing	29			
		2.3.2 Short Direct Addressing	29			
		2.3.3 Special Function Register (SFR) Addressing	29			
3.	BLO	CK FUNCTIONS	30			
	3.1	BUS CONTROL UNIT (BCU)	30			
	3.2	EXECUTION UNIT (EXU)	30			
	3.3	ROM/RAM	30			
	3.4	INTERRUPT CONTROLLER	30			
	3.5	PORT FUNCTIONS	31			
	3.6	CLOCK GENERATOR	32			
	3.7	REALTIME PULSE UNIT (RPU)	34			
		3.7.1 Configuration	34			
		3.7.2 Realtime Output Function	36			
	3.8	A/D CONVERTER	37			
	3.9	SERIAL INTERFACE	37			
	3.10	WATCHDOG TIMER	40			
4.	INTE	RRUPT FUNCTIONS	41			
	4.1	OVERVIEW				
	4.2	MACRO SERVICE	42			
	4.3	CONTEXT SWITCHING FUNCTION	44			
		4.3.1 Context Switching Function at Interrupt Request	44			
		4.3.2 Context Switching Function by BRKCS Instruction	45			
5.	STA	NDBY FUNCTIONS	46			
6.	6. EXTERNAL DEVICE EXPANSION FUNCTION 47					
7.	OPE	RATION AFTER RESET	48			
8.	INST	RUCTION SET	49			
9.	ELE	CTRICAL SPECIFICATIONS	63			



10. PACKAGE DRAWINGS	74
11. RECOMMENDED SOLDERING CONDITIONS	76
APPENDIX A. LIST OF 78K/III SERIES PRODUCTS	77
APPENDIX B. TOOLS	. 79
B.1 DEVELOPMENT TOOLS	79
B.2 EVALUATION TOOLS	83
B.3 EMBEDDED SOFTWARE	83



1. LIST OF PIN FUNCTIONS

1.1 PORT PINS

Pin Name	I/O	Function	Dual- Function Pin
P00 to P07	Input/ output	Port 0 8-bit input/output port Input/output can be specified bit-wise Also serves as a realtime output port.	RTP0 to
P20			NMI
P21			INTP0
P22			INTP1
P23	1	Port 2	INTP2
P24	Input	Dedicated port for 8-bit input	INTP3
P25			INTP4
P26		INTP5	
P27			INTP6/TI
P30			TxD
P31		Port 3	RxD
P32	Input/	5-bit input/output port	SO/SB0
P33	output	utput Input/output can be specified bit-wise	SI/SB1
P34			SCK
P40 to P47	Input/ output	Port 4 8-bit input/output port Input/output can be specified in 8-bit unit.	AD0 to AD7
P50 to P57	Input/ output	Port 5 8-bit input/output port Input/output can be specified bit-wise	A8 to A15
P70 to P77	Input	Port 7 Dedicated port for 8-bit input	AN0 to AN7
P80			TO00
P81			TO01
P82	Input/	Port 8 6-bit input/output port	TO02
P83	output	Input/output can be specified bit-wise	TO03
P84			TO10
P85			TO11
P90			RD
P91	Input/	Port 9 4-bit input/output port	WR
P92	output	Input/output can be specified bit-wise	TAS
P93	1		TMD



1.2 PINS OTHER THAN PORTS (1/2)

Pin Name	I/O	Function	Dual- Function Pi
RTP0 to RTP7	Output	Realtime output port which generates pulses in synchronization with the trigger signal transmitted from the realtime pulse unit (RPU).	
NMI	Input	Nonmaskable interrupot request input capable of specifying the effective at the rising or falling edge by a mode register.	
INTP0			P21
INTP1			P22
INTP2			P23
INTP3	Input	External interrupt request input capable of specifying the effective edgy by a mode	P24
INTP4		register.	P25
INTP5			P26
INTP6			P27/TI
TI	Input	External count clock input to timer 1 (TM1)	P27/INTP
TxD	Output	Serial data output of asynchronous serial interface (UART)	P30
RxD	Input	Serial data input of asynchronous serial interface (UART)	P31
SO	Output	Serial data output of clock synchronous serial interface in 3-wire mode	P32/SB0
SI	Input	Serial data input of clock synchronous serial interface in 3-wire mode	P33/SB1
SB0	Input	Serial data output of clock synchronous serial interface in SBI mode	
SB1	/output		
SCK	Input /output	Serial clock input/output of clock synchronous serial interface	
AD0 to AD7	Input /output	Multiplexed address/data bus for external memory expansion	
A8 to A15	Output	Address bus for external memory expansion	P50 to P5
TO00			P80
TO01			P81
TO02			P82
TO03	Output	Pulse output from the realtime pulse unit	P83
TO10			P84
TO11			P85
RD		Strobe signal output generated for external memory read operation	P90
WR		Strobe signal output generated for external memory write operation	P91
TAS	Output		P92
TMD		Control signal output generated for access to turbo access manager μPD71P301Note	P93
WDTO	Output	Signal output indicating that the watchdog timer has generated a nonmascable interrupt.	
ASTB	Output	Timing signal output generated for externally latching the address information output from pins AD0 to AD7 in order to access the external memory.	

Note Maintenance product



1.2 PINS OTHER THAN PORTS (2/2)

Pin Name	I/O	Function	
ĒĀ	Input	In the μ PD78324, $\overline{\text{EA}}$ pin is normally connected to V _{DD} . Connecting $\overline{\text{EA}}$ pin to Vss sets the ROM-less mode and accesses the external memory. In the μ PD78323, this pin should be fixed to "0" (low level). The $\overline{\text{EA}}$ pin level cannot be changed during operation.	_
AN0 to AN7	Input	A/D converter analog input.	_
AVREF	Input	A/D converter reference voltage input.	_
AVDD	_	A/D converter analog power supply	_
AVss	_	A/D converter GND	_
RESET	Input	System reset input	
X1	Input	Crystal connect pin for sysem clock oscillation. When an external clock is supplied, the clock is input to X1 and the inverted clock is input to X2. (X2 can also be left open.)	
X2	_		
V _{DD}		Positive power supply	
Vss	_	GND pin	
NC	_	Not internally connected. Connected to Vss (GND) (can also be left open).	



1.3 PIN INPUT/OUTPUT CIRCUITS AND RECOMMENDED CONNECTION OF UNUSED PINS


The pin input/output circuits, partly simplified, are shown in Table 1-1 and Figure 1-1.

Table 1-1. I/O Circuit Types of Pins and Their Recommended Connection Methods when Unused

Pin	Input/Output Circuit Type	Recommended Connection Method
P00/RTP0 to P07/RTP7	5	Input mode : Individually connected to V _{DD} or V _{SS} via resistor Output mode: Leave open
P20/NMI P21/INTP0 to P26/INTP5 P27/INTP6/TI	2	Connected to Vss
P30/TxD P31/RxD	5	
P32/SO/SB0 P33/SI/SB1 P34/SCK	8	Input mode : Individually connected to VDD or Vss via resistor Output mode: Leave open
P40/AD0 to P47/AD7 P50/A8 to P57/A15	5	
P70/AN0 to P77/AN7	9	Connected to Vss
P80/TO00 to P83/TO03 P84/TO10, P85/TO11	5	
P90/RD P91/WR P92/TAS P93/TMD	5	Input mode: Individually connected to Vod or Vss via resistor Output mode: Leave open
WDTO	3	Logy open
ASTB	4	Leav open
ĒĀ	1	
RESET	2	
AVREF, AVSS		Connected to Vss
AVDD		Connected to V _{DD}
NC		Connected to Vss (can also be left open)



Figure 1-1. Pin Input/Output Circuits





2. CPU ARCHITECTURE

2.1 MEMORY SPACE

In the μ PD78324 a maximum of 64K bytes of memory can be addressed (see **Figure 2-1**).

Program fetches can be performed within the area from 0000H to FDFFH. However, when external memory expansion is implemented in the area from FE00H to FFFFH (main RAM and special function register area), program fetches can also be performed on this area. In this case, a program fetch is performed on the external memory, not on the main RAM or special function registers.

(1) Vector table area

Interrupt request from the peripheral hardware, reset input, external interrupt request and interrupt branch address by break instruction are stored in the 0000H to 003FH 64-byte area. Generation of an interrupt request sets the even address content of each table in the lower 8 bits of the program counter (PC) and the odd address content in the higher 8 bits.

Interrupt Sour	ce \	/ector	Table Address
RESET	(RESET pin input)		0000H
NMI	(NMI pin input)		0002H
WDT	(Watchdog timer)		0004H
TMF0	(Realtime pulse unit)		0006H
EXF0	(INTP0 pin input)		H8000
EXF1	(INTP1 pin input)		000AH
EXF2	(INTP2 pin input)		000CH
EXF3	(INTP3 pin input)		000EH
EXF4/CCFX0	(INTP4 pin input/realtime pulse unit)		0010H
EXF5/CCFX1	(INTP5 pin input/realtime pulse unit)		0012H
EXF6/TI	(INTP6/TI pin input)		0014H
CMF00	(Realtime pulse unit)		0016H
CMF01	(Realtime pulse unit)		0018H
CMF02	(Realtime pulse unit)		001AH
CMF03	(Realtime pulse unit)		001CH
CMF10	(Realtime pulse unit)		001EH
CMF11	(Realtime pulse unit)		0020H
SRF	(Serial receive complete)		0024H
STF	(Serial send complete)		0026H
CSIIF	(Clock synchronous serial interface)		0028H
ADF	(A/D converter)		002AH
Operation code	trap		003CH
BRK	(Break instruction)		003EH

If bit 1 (TPF) of CPU control word (CCW) is set to 1, the 8002H to 803FH external memory area is used as an interrupt vector table in place of 0002H to 003FH.



(2) CALLT table area

32 tables of call addresses of 1-byte call instruction (CALLT) can be stored in the 0040H to 007FH 64-byte area. If bit 1 (TPF) of CPU control word (CCW) is set to 1, the 8040H to 807FH external memory area is used as a CALLT instruction table in place of 0040H to 007FH.

(3) CALLF entry area

The 0800H to 0FFFH area can be directly subroutine-called by 2-byte call instruction (CALLF).

(4) On-chip RAM area

A 1024-byte RAM is built in FB00H to FEFFH. This area is composed of the following 2 RAMs.

Peripheral RAM : FB00H to FDFFH (768 bytes)Main RAM : FE00H to FEFFH (256 bytes)

The main RAM can be accessed at high speed.

In the main RAM area, the macro service control word and general register group composed of 8 register banks are mapped onto the 36 bytes from FE06H to FE2BH and the 128 bytes from FE80H to FEFFH, respectively.

(5) Special function register (SFR) area

Registers having specially assigned functions, such as on-chip peripheral hardware mode registers and control registers, are mapped in the FF00H to FFFFH area. Addresses without mapped registers cannot be accessed.

(6) External memory area

The μPD78324 can add external memories (ROM, RAM) to the 32K-byte (8000H to FFFFH) area.

The μ PD78323 can connect external memories (ROM, RAM) to the 64K-byte (0000H to FFFFH) area.


Each external memory can be accessed using P40/AD0 to P47/AD7 (multiplexed address/data bus), P50/A8 to P57/A15 (address bus) and \overline{RD} , \overline{WR} and ASTB signals.

The external access area is mapped in the FFD0H to FFDFH 16-byte area of the special function register (SFR). In this way, the external memory can be accessed by SFR addressing.

Dedicated pins (\overline{TAS} and TMD pins) are provided to connect turbo access manager (μ PD71P301)^{Note}. If the μ PD71P301 is used, the program processing speed equal to that of the on-chip ROM can be obtained.

Note Maintenance product

Figure 2-1. Memory Map



Note Accessed in external memory expansion mode.

Caution For word access (including stack operations) to the main RAM area (FE00H-FEFFH), the address that specifies the operand must be an even value.



2.2 PROCESSOR REGISTERS

The processor registers consist mainly of three groups. They are general registers consisting of 8 banks of sixteen 8-bit registers, control registers consisting of one 8-bit register and three 16-bit registers, and special function registers such as peripheral hardware I/O mode registers.

Control Registers

15


PC

PSW

SP

Figure 2-2. Register Configuration





CCW

Special Function Registers

7 0	7 0
SFR 255	SFR 254
SFR 253	SFR 252
SFR 251	SFR 250
SFR 249	SFR 248
≅	$\widetilde{\mathcal{T}}$
SFR 1	SFR 0

Remark The CCWs of the control registers are mapped in the special function register (SFR) area.



2.2.1 Control Register

The control registers carry out dedicated functions such as control of the program sequence, status and stack memory, and modification of operand addressing. They consist of three 16-bit registers and one 8-bit register.

(1) Program counter (PC)

This is a 16-bit register which holds the address information of the next program to be executed. It is normally incremented according to the number of bytes of the instruction to be fetched. If an instruction with data branch is executed, immediate data and the register content are set. RESET input sets and branches the data of 0000H and 0001H reset vector tables in the PC.

(2) Program status word (PSW)

This is a 16-bit register consisting of various flags which are set or reset by the result of instruction execution. Read/write access is carried out in units of the higher 8 bits (PSWH) or lower 8 bits (PSWL). Each flag can be operated using the bit operation instruction. If an interrupt request is made or BRK instruction is executed, data is automatically saved in the stack and is recovered by RETI or RETB instruction.

All bits are reset to 0 by RESET input.

Figure 2-3. PSW Format

(a) Interrupt priority level transition flag (LT)

	7	6	5	4	3	2	1	0
PSWH	UF	RBS2	RBS1	RBS0	0	0	0	0
	7	6	5	4	3	2	1	0
PSWL	S	Z	RSS	AC	IE	P/V	LT	CY

This flag is used to control the interrupt priority. For normal operation of the interrupt control circuit, this bit must not be operated by a program.

(b) Carry flag (CY)

If a carry is generated out of bit 7 or 15 as a result of the execution of an operation instruction or a borrow is generated into bit 7 or 15, this flag is set to 1. In all other cases, this flag is reset to 0. This flag can be tested by the conditional branch instruction

When a bit control instruction is executed, this flag functions as a bit accumulator.

(c) Zero flag (Z)

When the operation result is zero, this flag is set to 1. In all other cases, this flag is reset to 0. This flag can be tested by the conditional branch instruction.

(d) Sign flag (S)

When MSB of the operation result is "1", this flag is set to 1. When the MSB is "0", this flag is reset to 0. This flag can be tested by the conditional branch instruction.

(e) Parity/overflow flag (P/V)

Only when an overflow or underflow occurs as two's complement during execution of an arithmetic operation instruction, this flag is set to 1. In all other cases, it is reset to 0 (overflow flag operation).

If the bit number of the operation result set to 1 is even during execution of an logic operation instruction, this flag is set to 1. If the bit number is odd, this flag is reset to 0 (parity flag operation).

This flag can be tested by the conditional branch instruction.



(f) Auxiliary carry flag (AC)

If a carry is generated out of bit 3 as a result of operation or a borrow is generated into bit 3, this flag is set to 1. In all other cases, this flag is reset to 0. This flag can be tested by the conditional branch instruction.

(g) Register set select flag (RSS)

This flag is used to specify general registers X, A, C and B. As shown in Table 2-1, the RSS value determines the relationship between the functional register and the absolute register.

Thus, another register set (X, A, C, B) can be used by switching the RSS flag.

(h) Interrupt request enable flag (IE)

This flag is used to indicate interrupt request enable/disable. This flag is set to 1 by execution of EI instruction and is reset to 0 byexecution of DI instruction or acceptance of an interrupt.

(i) Register bank select flag (RBS0 to RBS2)

This is a 3-bit flag to select one of eight register banks (RBANK0 to RBANK7).

(j) User flag (UF)

This flag is set or reset in the user program and can be used for program control.

(3) Stack pointer (SP)

This is a 16-bit register which holds the first address of the stack area (LIFO format) of the memory.

It is operated by a dedicated instruction.

SP is decremented before write (save) operation into the stack memory and is incremented after read (return) operation from the stack memory.

Since SP becomes indeterminate by RESET input, it must be set before subroutine call.

16 Dit Drassasina



(4) CPU control word (CCW)

This is an 8-bit register consisting of CPU control related flags. It is mapped in the special function register area and can be controlled by the software.

All bits are reset to 0 by RESET input.

Figure 2-4. CCW Format

7	6	5	4	3	2	1	0	_
0	0	0	0	0	0	TPF	0	ccw

• Table position flag (TPF)

This flag is used to specify the interrupt vector table area and the memory area used as CALLT instruction table area. As TPF has been reset to 0 after application of RESET input, the 0000H to 007FH address is used as each table area. The 8002H to 807FH address of the external memory area in place of 0002H to 007FH address can be used as each table area by setting TPF to 1 using the software. The vector tables of the BRK instruction, operation code trap interrupt and reset input are fixed to 003EH, 003CH and 0000H, respectively, and they are not affected by TPF.

2.2.2 General Registers

These are 128-byte registers mapped in the special area (FE80H to FEFFH) of the internal RAM space. They consist of eight register banks. The general register in the bank consists of sixteen 8-bit registers.

Figure 2-5. General Register Memory Location

0 Dit Decesion

		8-Bit Pro	ocessing		16-Bi	t Proce	ssing
FEFFH	RBNK0	R15	R14		(FH)	RP7	(EH)
	RBNK1	R13	R12		(DH)	RP6	(CH)
	RBNK2	R11	R10		(BH)	RP5	(AH)
	RBNK3	R9	R8		(9H)	RP4	(8H)
	RBNK4	R7	R6		(7H)	RP3	(6H)
	RBNK5	R5	R4		(5H)	RP2	(4H)
	RBNK6	R3	R2		(3H)	RP1	(2H)
FE80H	RBNK7	R1	R0		(1H)	RP0	(0H)
		7 0	7 0)	15		0



The sixteen 8-bit registers can function as eight 16-bit register pairs (RP0 to RP7) as well.

As shown in Table 2-1, the sixteen 8-bit registers are characterized by functional names. The X register functions as the lower half of the 16-bit accumulator, the A register functions as the upper half of the 8-bit or 16-bit accumulator, the B and C registers function as a counter, and DE, HL, VP and UP function as address register pairs. In particular the VP register is function as a base register and the UP register is as a user stack pointer.

The unique function register charges as shown in Table 2-1 according to the value of the register set select flag (RSS) in the PSW. Thus, if the program is described by the functional name, another register set of X, A, C and B can be used by means of the RSS flag.

The μ PD78324 can carry out processed data addressing operations, implied addressing by functional names with importance attached to the unique function of each register and register addressing by absolute names with a view to fast processing with a small number of data transfers or creating highly descriptive programs.

Table 2-1. General Register Configuration

Absolute	Functional Name			
Name	RSS = 0	RSS = 1		
R0	X			
R1	А			
R2	С			
R3	В			
R4		X		
R5		А		
R6		С		
R7		В		
R8	VPL	VP∟		
R9	VРн	VРн		
R10	UP∟	UP∟		
R11	UРн	UРн		
R12	Е	E		
R13	D	D		
R14	L	L		
R15	Н	Н		

Absolute	Function	al Name
Name	RSS = 0	RSS = 1
RP0	AX	
RP1	ВС	
RP2		AX
RP3		ВС
RP4	VP	VP
RP5	UP	UP
RP6	DE	DE
RP7	HL	HL



2.2.3 Special Function Registers (SFR)

These registers are provided with special functions. They include various peripheral hardware mode registers and control registers (CCW).

The special function registers are assigned in the FF00H to FFFFH 256-byte space. Short direct memory addressing is applied to the FF00H to FF1FH 32-byte area for processing with a short word length.

The bit manipulation, arithmetic and transfer instructions can be executed in all areas. The FFD0H to FFDFH 16-byte area is externally accessible by SFR addressing. Thus, the external memory can be accessed and the external device bit manipulation can be carried out by an instruction having a short word length.

Table 2-2 lists the special function registers (SFR). The items in the table have the following meanings.

• Symbol	Indicates the address of the built-in special function register.
	Can be described in the instruction operand column.
• R/W	.Indicates if the corresponding special function register can read or write.
	R/W : Read/write enable
	R : Read only enable (register bit test enable)
	W : Write only enable
• Manipulable bit un	it
	Indicates the applicable operation bit unit for the corresponding special function
	register.
	16-bit manipulable SFR can be described in operand sfrp. When specified by an
	address, an even address is described.
	1-bit manipulable SFR can be described by the bit operation instruction.
• On reset	.Indicates the state of each register when RESET is input.

- Cautions 1. Addresses for which no special function registers have been assigned cannot be accessed in the FF00H to FFFFH area.
 - 2. Do not write to the read only register. If data is written, the internal circuit may malfunction.



Table 2-2. List of Special Function Registers (1/4)

Address	Created Function Designation (CFD) Name	Symbol	R/W	Mani	pulable Bi	t Unit	On Reset
Address	Special Function Register (SFR) Name	Symbol	IK/VV	1 bit	8 bits	16 bits	On Reset
FF00H	Port 0	P0	R/W	0	0		
FF02H	Port 2	P2	R	_	0		
FF03H	Port 3	P3		0	0		
FF04H	Port 4	P4	R/W	0	0		
FF05H	Port 5	P5		0	0		Undefined
FF07H	Port 7	P7	R	_	0		
FF08H	Port 8	P8	5 044	0	0		
FF09H	Port 9	P9	R/W	0	0		
FF0AH	Free running counter	T1401114					
FF0BH	(lower 16 bits) Note	TM0LW					0000H
FF10H	Capture register X0	071/01/11		_	_		
FF11H	(lower 16 bits) Note	CTX0LW		_			
FF12H	Capture register 01						
FF13H	(lower 16 bits) Note	CT01LW	R			0	
FF14H	Capture register 02		1			- 0	
FF15H	(lower 16 bits) Note	CT02LW					
FF16H	Capture register 03						Undefined
FF17H	(lower 16 bits) Note	CT03LW					
FF18H	Capture/compoare register X0			_			
FF19H	(lower 16 bits) Note	CCX0LW					
FF1AH	Capture/compoare register 01	00041114	R/W	_			
FF1BH	(lower 16 bits) Note	CC01LW		_	_		
FF20H	Port 0 mode register	PM0		_	0		FFH
FF23H	Port 3 mode register	PM3	1		0		×××1 1111B
FF25H	Port 5 mode register	PM5	w		0		FFH
FF28H	Port 8 mode register	PM8	1		0		××11 1111B
FF29H	Port 9 mode register	PM9			0	_	×××× 1111B
FF2AH	Free runnting counter					0	
FF2BH	(higher 16 bits) Note	TM0UW					
FF2CH			1				0000H
FF2DH	Timer register 1	TM1				0	
FF30H	Capture register X0						
FF31H	(higher 16 bits) Note	CTX0UW	R				
FF32H	Capture register 01		†	_			
FF33H	(higher 16 bits) Note	CT01UW		_	_		Undefined
FF34H	Capture register 02		1		_		
FF35H	(higher 16 bits) Note	CT02UW					

Note Upper or lower half of 18-bit register.



Table 2-2. List of Special Function Registers (2/4)

Address	Charles Function Desister (CED) Nove	Symbol	R/W	Mani	pulable Bi	t Unit	On Reset	
Address	Special Function Register (SFR) Name	Symbol	IN/VV	1 bit	8 bits	16 bits	On Reset	
FF36H	Capture register 03	CT03UW	R			. 0		
FF37H	(higher 16 bits) Note	01000W K						
FF38H	Capture/compoare register X0	CCX0UW					Undefined	
FF39H	(higher 16 bits) Note	CCXOOVV	R/W				Ondenned	
FF3AH	Capture/compoare register 01	CC01UW	IK/VV					
FF3BH	(higher 16 bits) Note	CCOTOVV						
FF40H	Port 0 mode control register	PMC0	W		0		0011	
FF41H	Realtime output port reset register	RTPS	R/W	0	0		00H	
FF43H	Port 3 mode control register	PMC3	10/		0		$\times \times \times 0$ 0000B	
FF48H	Port 8 mode control register	PMC8	- W		0		×× 00 0000B	
FF4CH	Bandania anno anto	550		_				
FF4DH	Baud rate generator	BRG		_			Undefined	
FF60H	Realtime output port register	RTP	R/W	0	0			
FF61H	Realtime output port reset register	RTPR	- K/VV	0	0			
FF62H	Port read control register	PRDC		0	0		00H	
FF68H	A/D converter mode register	ADM		0	0			
	A/D conversion result register				0			
FF6AH	(for 16-bit access)	ADCR						
	A/D conversion result register	ADCRH	R		0			
FF6BH	(for upper 8-bit access)	ADCRH						
FF70H	Campana na miatan 00	CMOO	R/W					
FF71H	Compare register 00	CM00	IK/VV	_				
FF72H		CM01		_		_		
FF73H	Compare register 01	CIVIOT		_				
FF74H		01100		_			Undefined	
FF75H	Compare register 02	CM02		_				
FF76H		01100		_				
FF77H	Compare register 03	CM03		_				
FF7CH	_			_		_		
FF7DH	Compare register 10	CM10	R/W	_				
FF7EH				_			-	
FF7FH	Compare register 11	CM11		_				
	Clock synchronous serial		1					
FF80H	interface mode register	CSIM		0			00H	
FF82H	Serial bus interface control register	SBIC	1	0	0		UUH	
FF86H	Serial I/O shift register	SIO	-	0	0		Undefined	

Note Upper or lower half of 18-bit register.



Table 2-2. List of Special Function Registers (3/4)

Address	Consider Franchisco Descriptor (CFD) Manage	Syn	abal	R/W	Mani	pulable Bi	t Unit	On Reset
Address	Special Function Register (SFR) Name	Syn	IDOI	R/VV	1 bit	8 bits	16 bits	On Reset
FFOOLI	Asynchronous serial interface	Δ.9	SIM	R/W	0	0		80H
FF88H	mode register	/ **	211VI	TC/ VV				
FF8AH	Asynchronous serial interface	AS	ASIS		0			00H
	status register							
FF8CH	Serial receive buffer :UART	R)	KB			0		Undefined
FF8EH	Serial send shift register :UART	T	(S	W		0		
FFB0H	Timer control register	TN	ЛС	_	0	0		
FFB1H	Baud rate generator mode register	BR	GM		0	0		
FFB2H	Prescalar mode register	PF	RM	R/W	0	0		00H
FFB8H	Timer output control register 0	TO	C0		0	0		0011
FFB9H	Timer output control register 1	ТО	C1		0	0		
FFBFH	RPU mode register	RP	UM		0	0		
FFC0H	Standby control register	ST	ВС	R/WNote	0	0		0000 × 000B
FFC1H	CPU control word	CC	W	R/W	0	0		
FFC2H	Watchdog timer mode register	WI	DM	R/WNote	0	0		00H
FFC4H	Memory expansion mode register	M	MM		0	0		
FFC6H	Programmable weight control register	PV	VC		0	0		22H
FFC9H	Fetch cycle control register	FC	CC		0	0		00H
FFD0H to	External acces area				0			Undefined
FFDFH	External access area							- Chaomica
FFE0H	Interrupt request flag rgister 0L	IF0L	IF0		0	0		
FFE1H	Interrupt request flag rgister 0H	IF0H			0	0		00H
FFE2H	Interrupt request flag rgister 1L	IF1L	IF1		0	0		
FFE3H	_							
FFE4H	Interrupt mask flag rgister 0L	MK0L	MK0	R/W	0	0		FFH
FFE5H	Interrupt mask flag rgister 0H	MK0H			0	0	0	
FFE6H	Interrupt mask flag rgister 1L	MK1L	MK1		0	0		$\times \times $
FFE7H								
FFE8H	Priority specify bufer register 0L	PB0L	DDO		0	0		
FFE9H	Priority specify bufer register 0H	РВ0Н	PB0H PB0		0	0	0	00H
FFEAH	Priority specify bufer register 1L	PB1L	DD4		0	0		
FFEBH	<u> </u>		PB1]				
FFECH	Interrupt processing mode specify register 0L	ISM0L	ISM0		0	0		
FFEDH	Interrupt processing mode specify register 0H	ISM0H	131010		0	0		00H
FFEEH	Interrupt processing mode specify register 1L	ISM1L	ISM1		0	0		
FFEFH	<u></u>		IOIVII			_		

Note Write enable in case of special instructions.



Address	Special Function Register (SFR) Name		nbol	R/W	Manij	oulable Bi	t Unit	On Reset
Address			Special Function Register (SFR) Name		IDOI	I K/VV	1 bit	8 bits
FFF0H	Context switching enable register 0L	CSE0L			0	0	0	
FFF1H	Context switching enable register 0H	CSE0H	CSE0		0	0		00H
FFF2H	Context switching enable register 1L	CSE1L		D/W/	0	0	0	
FFF3H			CSE1	R/W				
FFF4H	External interupt mode register 0	INT	M0		0	0		
FFF5H	External interupt mode register 1	INT	INTM1		0	0		0011
FFF8H	In-service priority register	ISI	ISPR			0	_	00H
FFF9H	Priority specify register	PR	SL	R/W	0	0		

Table 2-2. List of Special Function Registers (4/4)

2.3 DATA MEMORY ADDRESSING

In the μ PD78324, the internal RAM space (FB00H to FEFFH) and the special function register area (FF00H to FFFFH) are mapped in the FB00H to FFFFH area. In the FE20H to FF1FH space of the data memory, short direct addressing enables direct addressing by 1-byte data in an instruction word.




Figure 2-6. Data Memory Addressing Space

Note When $\overline{EA} = L$, and with the μ PD78323, this is external memory.

★ Caution For word access (including stack operations) to the main RAM area (FE00H-FEFFH), the address that specifies the operand must be an even value.



2.3.1 General Register Addressing

The general registers consist of eight register banks, each consisting of sixteen 8-bit registers or eight 16-bit registers. General register addressing is carried out using the register specify field of 3 or 4 bits supplied from an instruction word, the register bank select flag (RBS0 to RBS2) and the register set select flag (RSS) in the PSW.

2.3.2 Short Direct Addressing

Short direct addressing which enables direct address specification by 1-byte data in an instruction work is applied to the FE20H to FF1FH space. The short direct memory is accessed as 8-bit or 16-bit data. When accessing the memory as 16-bit data, specification of even data for 1-byte address specify data will cause 2-byte data specified by continuous addresses of even and odd addresses to be accessed. (Do not specify odd number for address specify data.)

2.3.3 Special Function Register (SFR) Addressing

This addressing is applied to operations for the special function register (SFR) mapped in the SFR area of FF00H to FFFFH. Addressing is performed by 1-byte data in the instruction word corresponding to the lower 8 bits of the special function register address. For 16-bit access of 16-bit operational SFR, 2-byte data specified by continuous even and odd addresses is accessed as is the case with short direct addressing.



3. BLOCK FUNCTIONS

3.1 BUS CONTROL UNIT (BCU)

In the BCU, the necessary bus cycle is started according to the physical address obtained by the execution unit (EXU). If no bus cycle startup request is made from the EXU, a prefetch address is generated and instruction prefetch is carried out. The prefetched instruction code is fetched into the instruction queue.

3.2 EXECUTION UNIT (EXU)

In the EXU, address calculation, arithmetic logical operation and data transfer are controlled by microprograms. A 256-byte RAM is built in the EXU.

The 256-byte RAM in the EXU is accessible by the relevant instruction faster than peripheral RAM (768 bytes).

3.3 ROM/RAM

This block consists of a 32K-byte ROM and a 768-byte RAM. However, the μ PD78323 does not incorporate ROM. ROM access can be disabled by $\overline{\text{EA}}$ pin.

3.4 INTERRUPT CONTROLLER

Various interrupt requests (NMI, INTP0 to INTP6) generated either externally or from the peripheral hardware are processed by the context switch, vectored interrupt or macro service function.

The 3-level interrupt priority is also specified.



3.5 PORT FUNCTIONS

Table 3-1 lists the digital input/output ports.

Each port can carry out many control operations including 8 and other bit data input/output operations.

Table 3-1. Port Functions and Features


Port Name	Function	Feature	Remarks
Port 0	8-bit input/outpput	Specifiable bit-wise for input/output. Also specifiable for realtime output port.	Serves as RTP0 to RTP7 and pins.
Port 2	8-bit input	Input port pin. Functions as an external interrupt input.	Serves as NMI, INTP0 to INTP5, INTP6/TI and pins.
Port 3	5-bit input/output	Specifiable bit-wise for port pins or control pins.	Serves as TxD, RxD, SO/SB0, SI/SB1, SCK and pins.
Port 4	8-bit input/output	Specifiable in 8-bit units for input or output. Functions as the multiplexed address/data bus (AD0 to AD7) in the external memory expansion mode.	
Port 5	8-bit input/output	Specifiable bit-wise for input or output. Functions as the address bus (A8 to A15) in the external memory expansion mode. Pins which are not used as the address bus can be used as a port.	
Port 7	8-bit input	Input port pin. Also functions as analog input to the A/D converter.	Serves as AN0 to AN7 and pins.
Port 8	6-bit input/output	Specifiable bit-wise for the port pin or control pin.	Functions as TO00 to TO03, TO10 to TO11 and pins.
Port 9	4-bit input/output	Specifiable bit-wise for input/output. P90 and P91 function as RD output and WR output, respectively, in the external memory expansion mode. P92 and P93 function as TAS output and TMD output, respectively, in the high-speed fetch mode.	



3.6 CLOCK GENERATOR

The clock generator generates and controls internal system clocks (CLK) supplied to the CPU. It is configured as shown in Figure 3-1.

Figure 3-1. Block Diagram of Clock Generator



Remarks 1. fxx: Crystal oscillator frequency

2. fx : External clock frequency

3. fclk: Internal system clock frequency

The system clock oscillator oscillates by a crystal resonator connected to X1 and X2 pins. It stops oscillating when set to the standby mode (STOP).

External clocks can be input to the system clock oscillator. In such cases, input a clock signal to the X1 pin and input the reverse phase of the clock signal to the X2 pin. The X2 pin can also be left open.


Caution When using external clocks, do not set the STBC STP bit.

The divider generates internal system clocks (fclk) by dividing a system clock oscillator output (fxx for crystal oscillation and fx for external clocks) into two parts.




Figure 3-2. Externally-Mounted System Clock Generator

(a) Crystal oscillator



- (b) External clock
- (i) When the inverted phase of an external clock to be input to the X1 pin is input to the X2 pin

(ii) When X2 pin is left open



Cautions 1. When the system clock oscillator is used, the following points should be noted concerning wiring within broken lines shown in Figure 3-2, in order to prevent the effects of wiring capacitance, etc.

- · Keep the wiring as short as possible.
- Do not cross any other signal lines, and keep clear of lines in which a high fluctuating current flows.
- Ensure that oscillator capacitor connection points are always at the same potential as Vss. Do not ground in a ground pattern in which a high current flows.
- · Do not take a signal from the oscillator.
- 2. When an external clock is input to the X1 pin and the X2 pin is left open, ensure that no loads such as wiring capacitance are connected to the X2 pin.



3.7 REALTIME PULSE UNIT (RPU)

This unit can measure pulse intervals and frequencies, and generate programmable pulse outputs.

It consists mainly of two timers. To flexibly cope with many applications, the configuration of registers connected to the timers can be changed using programs. To meet various applications, toggle output (6 max.) or set/ reset output (4 max.) can be selected as timer output.

3.7.1 Configuration

The realtime pulse unit is configured mainly of timer 0 (TM0) which functions as a 16-bit or 18-bit free running timer and timer 1 (TM1) which functions as a 16-bit timer/event counter shown in Figure 3-3.





Figure 3-3. Realtime Pulse Unit Configuration



3.7.2 Realtime Output Function

The realtime output port can set/reset port outputs bit-wise in synchronization with the trigger signal transmitted from the RPU (Realtime Pulse Unit). It enables to generate multi-channel synchronous pulses easily.

Figure 3-4. Realtime Output Port





3.8 A/D CONVERTER

The μ PD78324 incorporates a high-speed, high-resolution 10-bit analog/digital (A/D) converter. This A/D converter is equipped with eight analog inputs (AN0 to AN7) and A/D conversion result register (ADCR) which holds the conversion results. Upon termination of conversion, the interrupt which can start the macro service is generated.

Sample & Hold Circuit AN0 O O AVREF AN1 O AN2 O nput Circuit D/A Converter AN3 O AN4 O-AN5 O O AVss AN6 O AN7 O Comparator ADM (8) SAR (10) 10 10 8 Internal Bus ADCR (10) 10 Internal Bus

Figure 3-5. A/D Converter Block Diagram

3.9 SERIAL INTERFACE

The μ PD78324 is equipped with the following two independent channels for the serial interface function.


Asynchronous serial interface Clock synchronous serial interface

- 3-wire serial I/O mode
- Serial bus interface mode (SBI mode)

Since the μ PD78324 incorporates a baud rate generator, it can set any serial transfer rate irrespective of the operating frequency. The baud rate generator functions for the 2-channel serial interface.

The serial transfer rate can be selected from 75 bps to 19.2 Kbps by setting the mode register.

Figure 3-6. Asynchronous Serial Interface Block Diagram






Figure 3-7. Block Diagram of Clock Synchronous Serial Interface



3.10 WATCHDOG TIMER


The watchdog timer is used to prevent program overrun and deadlock. Normal operation of the program or system can be confirmed by checking that no watchdog timer interrupt has been generated. Thus, an instruction to clear the watchdog timer (timer start) is set into each program module.

If the watchdog timer clear instruction is not cleared within the time period set into the watchdog timer and the watchdog timer overflows, a watchdog timer interrupt is generated, and a low level is generated to $\overline{\text{WDTO}}$ pin, thereby notifying of an error in the program.

The watchdog timer can also be used to maintain the oscillation stabilizing time of the oscillator after the stop mode has been released.

Figure 3-8 shows the watchdog timer configuration.

Figure 3-8. Watchdog Timer Configuration






4. INTERRUPT FUNCTIONS

4.1 OVERVIEW

In the μ PD78324, various interrupt requests generated externally or from the on-chip peripheral hardware are handled in the following three processing modes.



Interrupt requests are classified into the following three groups.

- · Nonmaskable interrupt requests
- Maskable interrupt requests
- Interrupt requests by software

Figure 4-1 shows the maskable interrupt request processing modes. Table 4-1 gives a listing of interrupt factors which can be processed.

Figure 4-1. Interrupt Request Processing Modes

```
×× MK = 1 (Interrupt Masked)

Vectored Interrupt and Macro Service Reserved

×× MK = 0 (Interrupt Unmasked)

×× ISM = 0 (Vectored Interrupt Processing Mode)

DI Vectored Interrupt Processing Reserved

EI

×× CSE = 0 Vectored Interrupt Processing Executed

×× ISM = 1 (Macro Service Processing Mode)

Macro Service Processing Executed
```



Table 4-1. List of Interrupt Factors

Interrupt	Default		Interrupt Factor	Generator	Macro	Vector Table
Request Type	Priority	Request Signal	Function	Unit	Service	Address
Software			BRK instruction			003EH
Contware			Operation code trap			003CH
Non- maskable		NMI	NMI pin input	(External interrupt)		0002H
Illaskable		INTWDT	Watchdog timer	(WDT)		0004H
	0	INTOV	Timer 0 overflow	(RPU)		0006H
	1	INTP0	INTP0 pin input	(External)		0008H
	2	INTP1	INTP1 pin input	(External)		000AH
	3	INTP2	INTP2 pin input	(External)		000CH
	4	INTP3	INTP3 pin input	(RPU/exteranl)		000EH
	5	INTP4/INTCCX0	INTP4 pin input/CCX0 match signal	(RPU/exteranl)		0010H
	6	INTP4/INTCCX0 INTP4 pin input/CCX0 match signal (RPU/exteranl) INTP5/INTCC01 INTP5 pin input/CC01 match signal (RPU/exteranl) INTP6/TI INTP6 pin input/TI input (Exteranl)		0012H		
Maalaabla	7	INTP6/TI	INTP6 pin input/TI input	(Exteranl)		0014H
Maskable	8	INTCM00	CM00 match signal	(RPU)	A	0016H
	9	INTCM01	CM01 match signal	(RPU)	Available	0018H
	10	INTCM02	CM02 match signal	(RPU)		001AH
	11	INTCM03	CM03 match signal	(RPU)		001CH
	12	INTCM10	CM10 match signal	(RPU)		001EH
	13	INTCM11	CM11 match signal	(RPU)		0020H
	14	INTSR	Serial receive terminate interrupt	(UART)		0024H
	15	INTST	Serial send terminate interrupt	(UART)		0026H
	16	INTCSI	Serial send/receive interrupt	(CSI)		0028H
	17	INTAD	A/D conversion terminate interrupt	(A/D)		002AH
		INTSER ^{Note}	Serial receive error signal	(UART)		Note
Reset		RESET	Reset input			0000H

Note This is a test factor. A vectored interrupt is not generated.




4.2 MACRO SERVICE

The macro service function is executed at the interrupt request to carry out data operation and data transfer in hardware terms between the special function register area and the memory space.

Upon startup of the macro service, the CPU stops program execution temporarily. 1-byte/2-byte data operation and transfer are automatically carried out between the special function register (SFR) and the memory. Upon termination of the macro service, the interrupt request flag is reset to 0 and the CPU restarts program execution. When the CPU carries out the macro service operations as many as set into the macro service counter (MSC), a vectored interrupt request is generated.

Figure 4-2. Macro Service Processing Sequence Example



*



4.3 CONTEXT SWITCHING FUNCTION

This is the function to first select the specified register bank in hardware terms by generating an interrupt request or executing BRKCS instruction, to branch the selected register bank to the vector address prestored in the register bank, and also to stack the current PC and PSW contents into the register bank.

4.3.1 Context Switching Function at Interrupt Request

The context switching function start is enabled by setting the × ×CSE bit preset at each interrupt request to 1.

If an unmasked interrupt request for which the context switching function has been enabled is generated in the EI state, the register bank which is specified by the lower 3 bits of the lower address (even address) of the corresponding interrupt vector table address is selected. The vector address prestored in the selected register bank is transferred to the PC, the PC and PSW contents are saved into the register bank, and the operation is branched to the interrupt processing routine. Return is by means of executing the RETCS instruction.

Register Banks (0 to 7)RBANK n Α Χ С В PC R5 R4 Exchange Save R7 R6 VΡ **PSW** UP Ε Н L

Figure 4-3. Context Switching at Interrupt Request




4.3.2 Context Switching Function by BRKCS Instruction

The context switching function can be started by executing BRKCS instruction.

The context switched register bank is specified by the lower 3-bit immediate data of the 2nd operation code of BRKCS instruction. When BRKCS instruction is executed, the register bank specified by the 3-bit immediate data is selected, the vector address prestored in the register bank is set and branched to the PC, and the PC and PSW contents are saved into the register bank.

Return is by means of executing the RETCSB instruction.

Figure 4-4. Context Switching by Execution of BRKCS Instruction





5. STANDBY FUNCTIONS

The μ PD78324 has the standby function to decrease the power consumption of the system. The following two modes are available for execution of the standby function.

- HALT mode....... Mode for halting the CPU operation clock. The total power consumption of the system can be decreased by intermittent operation in combination with the normal operating mode.
- STOP mode...... Mode for stopping the whole system by stopping the oscillator. Considerably low power consumption with leak current only can be set.

Each mode is set by the software. Figure 5-1 shows standby mode (STOP/HALT mode) transition.




Figure 5-1. Standby Status Transition



6. EXTERNAL DEVICE EXPANSION FUNCTION

A14

A15

A12

A11

A13

The μ PD78324 can expand external devices (data memory, program memory peripheral device) for areas (8000H to FAFFH) except the internal ROM and RAM areas. Table 6-1 and 6-2 show the pin used for external device access and the pin function setting procedure.

Fetch Cycle Memory Expansion Pin Function EA Pin Mode Register Control Remarks P90 P91 P92 P93 P40 to P47 P50 to P57 Register MM0 to MM2 MM7 0 00H General port Port mode 1 Setting prohibited External device 1 General port 0 00H connection mode Set to A8 to Expansion WR AD0 to AD7 RD A15 in steps mode μPD71P301 Except 00H TAS 1 **TMD** connection mode

Table 6-1. Pin Function Setting (μ PD78324)

P50 to P57 pins according to the externally expanded memory size. The memory can be expanded in steps from 256 bytes to about 32K bytes. The pins which are not used as the address bus can be used as the general-purpose input/output port.

P57 P56 P55 P54 P53 P52 P51 P50 External Address Space Port Port Port Port Port Port Port Port 256 bytes or less Port A11 A10 Port Port Port Α9 **A8** 4K bytes or less Port Port A13 A12 A11 A10 Α9 Α8 16K bytes or less

A10

Table 6-2. Port and Address Setting for Port 5 (μ PD78324)

Table 6-3.	Pin	Function	Setting	(μ PD78323)
------------	-----	-----------------	---------	----------------------------

Α9

Α8

About 32K bytes or less

EA Pin	Memory Expansion Mode Register	Fetch Cycle Control		Pin Fu	ınction				Remarks
	MM7	Register	AD0 to AD7	A8 to A15	A15 RD		P92 P93		Remarks
ASTB		_					TAS	TMD	μPD78324 emulation mode
1	0	00H	AD0 to AD7	A8 to A15	RD	WR	Gener	al port	External device connection mode
	1	Except 00H					TAS	TMD	μPD71P301 connection mode




7. OPERATION AFTER RESET

If the RESET input pin is set to the low level, the system reset is applied and each hardware becomes as initialized status (reset status). If RESET input becomes high level, program execution is started. Initialize the contents of various registers in the program as required.

Change the number of cycles for the programmable wait register and the fetch cycle control register in particular. The RESET input pin is equipped with an analog delay noise suppressor to prevent malfunctioning due to noise.

- Cautions 1. While RESET is active(low level), all pins remain high impedance (except WDTO, AVREF, AVDD, AVSS, VDD, VSS, X1 and X2).
 - 2. If RAM has been expanded externally, mount a pull-up resistor to the P90/RD and P91/WR pins. It is possible that the P90/RD and P91/WR pins become high impedance resulting in an external RAM contents corruption or input unit damage. In addition, signals may collide on the address/data bus, resulting in the destruction of the input/output circuit.

Figure 7-1. Reset Signal Acknowledge



For reset operation upon power-up, secure the oscillation stabilizing time of about 40 msec from power-up to reset acknowledge as shown in Figure 7-2.

RESET

Oscillation
Stabilizing
Time

Analog
Delay

AReset
Release

Figure 7-2. Reset Upon Power-Up



8. INSTRUCTION SET

This chapter covers instruction operations.

For the operation codes and the number of instruction execution clock cycles, see μ PD78322 User's Manual (IEU-1248).

(1) Operand representation format and description method

In each instruction operand column, enter the operand using the description method for the instruction operand representation format (refer to the assembler specification for details). If two or more factors are included in the description method column, select one factor. The capital alphabetic letters and +, -, #, \$, ! and [] symbols are keywords and should be described as they are.

In case of immediate data, describe appropriate numeric values or labels. When describing labels, make sure to describe #, \$, ! and [] symbols.

Representation **Description Method Format** R0, R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15 r R0, R1, R2, R3, R4, R5, R6, R7 r1 r2 C, B RP0, RP1, RP2, RP3, RP4, RP5, RP6, RP7 rp RP0, RP1, RP2, RP3, RP4, RP5, RP6, RP7 rp1 DE, HL, VP, UP rp2 Special function register code (see Table 2-2) sfr Special function register code (16-bit operation enable register; see Table 2-2) sfrp RP0, RP1, RP2, RP3, RP4, RP5/PSW, RP6, RP7 (Two or more instructions can be described. Only PUSH and POP instructions can be post described for RP5 and only PUSHU and POPU instructions can be described for PSW.) [DE], [HL], [DE+], [HL+], [DE-], [HL-], [VP], [UP] ; Register indirect mode [DE+A], [HL+A], [DE+B], [HL+B], [VP+DE], [VP+HL] ; Based indexed mode mem [DE+byte], [HL+byte], [VP+byte], [UP+byte], [SP+byte]; Based mode word[A], word[B], word[DE], word[HL] ; Index mode saddr FE20H to FF1FH Immediate data or label saddrp FE20H to FF1EH Immediate data (bit0 = 0) or label (for 16-bit operation) \$addr16 0000H to FDFFH Immediate data or label; relative addressing !addr16 0000H to FDFFH Immediate data or label; immediate addressing (Up to FFFFH describable by MOV instruction) addr11 800H to FFFH Immediate data or label 40H to 7EH Immediate data (bit0 = 0)Note or label addr5 word 16-bit immediate data or label byte 8-bit immediate data or label 3-bit immediate data or label bit 3-bit immediate data (0 to 7)

Table 8-1. Operand Representation and Description Method

Note Do not make work access to bit0 = 1 (odd address).

- **Remarks** 1. Although rp and rp1 have the same describable register names, they generate different codes.
 - 2. r, r1, rp, rp1 and post can be described with absolute names (R0 to R15, RP0 to RP7) as well as functional names (X, A, C, B, E, D, L, H, AX, BC, DE, HL, VP, UP (refer to Table 2-1 for details of the relationships between the absolute and functional names).
 - 3. Immediate addressing is enabled for all spaces. Relative addressing is only enabled from the first address of the subsequent instruction to the range of -128 to +127.



ction		_	es				Flag	s	
Instruction Group	Mnemonic	Operand	Bytes	Operation	S	Z	AC	P/V	CY
		r1, #byte	2	r1 ← byte					
		saddr, #byte	3	$(saddr) \leftarrow byte$					
		sfr ^{Note} , #byte	3	$sfr \leftarrow byte$					
		r, r1	2	r ← r1					
	MOV	A, r1	1	$A \leftarrow r1$					
		A, saddr	2	$A \leftarrow (saddr)$					
		saddr, A	2	(saddr) ← A					
		saddr, saddr	3	$(saddr) \leftarrow (saddr)$					
		A, sfr	2	$A \leftarrow sfr$					
		sfr, A	2	$sfr \leftarrow A$					
	MOV	A, mem	1-4	$A \leftarrow (mem)$					
	IVIOV	mem, A	1-4	$(mem) \leftarrow A$					
fer		A, [saddrp]	2	$A \leftarrow ((saddrp))$					
ransi		[saddrp], A	2	$((saddrp)) \leftarrow A$					
8-bit data transfer		A, !addr16	4	$A \leftarrow (addr16)$					
oit d		!addr16, A	4	(addr16) ← A					
8		PSWL, #byte	3	PSW∟ ← byte	×	×	×	×	×
		PSWH, #byte	3	$PSW_H \leftarrow byte$					
		PSWL, A	2	$PSWL \leftarrow A$	×	×	×	×	×
		PSWH, A	2	$PSW_H \leftarrow A$					
		A, PSWL	2	$A \leftarrow PSW_L$					
		A, PSWH	2	$A \leftarrow PSW_H$					
		A, r1	1	$A \leftrightarrow r1$					
		r, r1	2	$r \leftrightarrow r1$					
	хсн	A, mem	2-4	$A \leftrightarrow (mem)$					
		A, saddr	2	$A \leftrightarrow (saddr)$					
		A, sfr	3	$A \leftrightarrow sfr$					
		A, [saddrp]	2	$A \leftrightarrow ((saddrp))$					
		saddr, saddr	3	$(saddr) \leftrightarrow (saddr)$					

Note If STBC and WDM are described for sft, a different dedicated instruction having a different number of bytes is used.

Remark For the symbols in the Flags column, refer to the table below.

Symbol	Description
(Blank)	No change
0	Clear to 0.
1	Set to 1.
×	Set/clear according to the result.
Р	P/V flag operates as a parity flag
V	P/V flag operates as an overflow flag.
R	The previously stored value is restored.



ction			es				Flag	s	
Instruction Group	Mnemonic	Operand	Bytes	Operation	S	Z	AC	P/V	CY
		rp1, #word	3	rp1 ← word					
		saddrp, #word	4	(saddrp) ← word					
		sfrp, #word	4	sfrp ← word					
		rp, rp1	2	rp ← rp1					
		AX, saddrp	2	AX ← (saddrp)					
		saddrp, AX	2	(saddrp) ← AX					
	MOVW	saddrp, saddrp	3	(saddrp) ← (saddrp)					
nsfeı		AX, sfrp	2	AX ← sfrp					
a tra		sfrp, AX	2	sfrp ← AX					
6-bit data transfer		rp1, !addr16	4	rp1 ← (addr16)					
6-bit		!addr16, rp1	4	(addr16) ← rp1					
7		AX, mem	2-4	$AX \leftarrow (mem)$					
		mem, AX	2-4	(mem) ← AX					
		AX, saddrp	2	$AX \leftrightarrow (saddrp)$					
		AX, sfrp	3	$AX \leftrightarrow sfrp$					
	XCHW	saddrp, saddrp	3	(saddrp) ↔ (saddrp)					
		rp,rp1	2	rp ↔ rp1					
	-	AX, mem	2-4	$AX \leftrightarrow (mem)$					
		A, #byte	2	A, CY ← A + byte	×	×	×	V	×
		saddr, #byte	3	(saddr), $CY \leftarrow$ (saddr) + byte	×	×	×	V	×
		sfr, #byte	4	sfr, CY ← sfr + byte	×	×	×	V	×
		r, r1	2	$r, CY \leftarrow r + r1$	×	×	×	V	×
	ADD	A, saddr	2	A, CY ← A + (saddr)	×	×	×	V	×
		A, sfr	3	$A, CY \leftarrow A + sfr$	×	×	×	V	×
		saddr, saddr	3	$(saddr),CY \leftarrow (saddr) + (saddr)$	×	×	×	V	×
nc		A, mem	2-4	$A, CY \leftarrow A + (mem)$	×	×	×	V	×
8-bit opration		mem, A	2-4	(mem), $CY \leftarrow (mem) + A$	×	×	×	V	×
oit op		A, #byte	2	$A, CY \leftarrow A + byte + CY$	×	×	×	V	×
8-1		saddr, #byte	3	(saddr), $CY \leftarrow$ (saddr) + byte + CY	×	×	×	V	×
		sfr, #byte	4	sfr, CY ← sfr + byte + CY	×	×	×	V	×
		r, r1	2	$r, CY \leftarrow r + r1 + CY$	×	×	×	V	×
	ADDC	A, saddr	2	$A,CY\leftarrowA+(saddr)+CY$	×	×	×	V	×
		A, sfr	3	$A, CY \leftarrow A + sfr + CY$	×	×	×	V	×
		saddr, saddr	3	$(saddr),CY \leftarrow (saddr) + (saddr) + CY$	×	×	×	V	×
		A, mem	2-4	$A, CY \leftarrow A + (mem) + CY$	×	×	×	V	×
	_	mem, A	2-4	(mem), $CY \leftarrow (mem) + A + CY$	×	×	×	V	×



ction			es				Flag	s	
Instruction Group	Mnemonic	Operand	Bytes	Operation	S	Z	AC	P/V	CY
		A, #byte	2	$A, CY \leftarrow A - byte$	×	×	×	V	×
		saddr, #byte	3	(saddr), CY ← (saddr) – byte	×	×	×	V	×
		sfr, #byte	4	sfr, CY ← sfr – byte	×	×	×	V	×
		r, r1	2	$r, CY \leftarrow r - r1$	×	×	×	V	×
	SUB	A, saddr	2	A, CY ← A − (saddr)	×	×	×	V	×
		A, sfr	3	$A, CY \leftarrow A - sfr$	×	×	×	V	×
		saddr, saddr	3	(saddr), CY ← (saddr) – (saddr)	×	×	×	V	×
		A, mem	2-4	$A, CY \leftarrow A - (mem)$	×	×	×	V	×
		mem, A	2-4	(mem), CY ← (mem) – A	×	×	×	V	×
		A, #byte	2	A, CY ← A − byte − CY	×	×	×	V	×
		saddr, #byte	3	(saddr), CY ← (saddr) – byte – CY	×	×	×	V	×
		sfr, #byte	4	sfr, CY ← sfr – byte – CY	×	×	×	V	×
8-bit opration		r, r1	2	$r, CY \leftarrow r - r1 - CY$	×	×	×	V	×
opra	SUBC	A, saddr	2	$A, CY \leftarrow A - (saddr) - CY$	×	×	×	V	×
8-bit		A, sfr	3	$A, CY \leftarrow A - sfr - CY$	×	×	×	V	×
		saddr, saddr	3	$(saddr),CY \leftarrow (saddr) - (saddr) - CY$	×	×	×	V	×
		A, mem	2-4	$A, CY \leftarrow A - (mem) - CY$	×	×	×	V	×
		mem, A	2-4	(mem), $CY \leftarrow (mem) - A - CY$	×	×	×	V	×
		A, #byte	2	$A \leftarrow A \wedge byte$	×	×		Р	
		saddr, #byte	3	(saddr) ← (saddr) ∧ byte	×	×		Р	
		sfr, #byte	4	sfr ← sfr ∧ byte	×	×		Р	
		r, r1	2	$r \leftarrow r \wedge r1$	×	×		Р	
	AND	A, saddr	2	$A \leftarrow A \wedge (saddr)$	×	×		Р	
		A, sfr	3	$A \leftarrow A \wedge sfr$	×	×		Р	
		saddr, saddr	3	$(saddr) \leftarrow (saddr) \wedge (saddr)$	×	×		Р	
		A, mem	2-4	$A \leftarrow A \land (mem)$	×	×		Р	
		mem, A	2-4	$(mem) \leftarrow (mem) \land A$	×	×		Р	



tion			es				Flags	5	
Instruction Group	Mnemonic	Operand	Bytes	Operation	S	Z	AC	P/V	CY
		A, #byte	2	$A \leftarrow A \lor byte$	×	×		Р	
		saddr, #byte	3	(saddr) ← (saddr) ∨ byte	×	×		Р	
		sfr, #byte	4	sfr ← sfr ∨ byte	×	×		Р	
		r, r1	2	$r \leftarrow r \lor r1$	×	×		Р	
	OR	A, saddr	2	$A \leftarrow A \lor (saddr)$	×	×		Р	
		A, sfr	3	$A \leftarrow A \vee sfr$	×	×		Р	
		saddr, saddr	3	$(saddr) \leftarrow (saddr) \lor (saddr)$	×	×		Р	
		A, mem	2-4	$A \leftarrow A \lor (mem)$	×	×		Р	
		mem, A	2-4	$(mem) \leftarrow (mem) \vee A$	×	×		Р	
		A, #byte	2	A ← A → byte	×	×		Р	
		saddr, #byte	3	(saddr) ← (saddr) → byte	×	×		Р	
		sfr, #byte	4	sfr ← sfr ∨ byte	×	×		Р	
8-bit opration		r, r1	2	$r \leftarrow r + r1$	×	×		Р	
opra	XOR A	A, saddr	2	$A \leftarrow A + (saddr)$	×	×		Р	
8-bit		A, sfr	3	$A \leftarrow A + sfr$	×	×		Р	
		saddr, saddr	3	$(saddr) \leftarrow (saddr) \forall (saddr)$	×	×		Р	
		A, mem	2-4	$A \leftarrow A \lor (mem)$	×	×		Р	
		mem, A	2-4	$(mem) \leftarrow (mem) \forall A$	×	×		Р	
		A, #byte	2	A – byte	×	×	×	V	×
		saddr, #byte	3	(saddr) – byte	×	×	×	V	×
		sfr, #byte	4	sfr – byte	×	×	×	V	×
		r, r1	2	r – r1	×	×	×	V	×
	СМР	A, saddr	2	A – (saddr)	×	×	×	V	×
		A, sfr	3	A – sfr	×	×	×	V	×
		saddr, saddr	3	(saddr) - (saddr)	×	×	×	V	×
		A, mem	2-4	A – (mem)	×	×	×	V	×
		mem, A	2-4	(mem) – A	×	×	×	V	×



tion			Se				Flag	S		
Instruction Group	Mnemonic	Operand	Bytes	Operation	s	Z	AC	P/V	CY	
		AX, #word	3	$AX, CY \leftarrow AX + word$	×	×	×	V	×	
		saddrp, #word	4	(saddrp), $CY \leftarrow$ (saddrp) + word	×	×	×	V	×	
		sfrp, #word	5	$sfrp, CY \leftarrow sfrp + word$	×	×	×	V	×	
	ADDW	rp, rp1	2	rp, CY ← rp + rp1	×	×	×	V	×	
		AX, saddrp	2	AX, CY ← AX + (saddrp)	×	×	×	V	×	
		AX, sfrp	3	AX, CY ← AX + sfrp	×	×	×	V	×	
		saddrp, saddrp	3	(saddrp), CY ← (saddrp) + (saddrp)	×	×	×	V	×	
		AX, #word	3	$AX, CY \leftarrow AX - word$	×	×	×	V	×	
		saddrp, #word	4	(saddrp), CY ← (saddrp) – word	×	×	×	V	×	
ation		sfrp, #word	5	sfrp, CY ← sfrp − word	×	×	×	V	×	
opra	SUBW	rp, rp1	2	rp, CY ← rp − rp1	×	×	×	V	×	
6-bit opration		AX, saddrp 2 AX, CY \leftarrow AX $-$ (saddrp)			×	×	×	V	×	
_		AX, sfrp	X, sfrp 3 AX, CY \leftarrow AX – sfrp \times \times							
		saddrp, saddrp	3	(saddrp), CY ← (saddrp) − (saddrp)	× × × V × × × × × × × × × × × × × × × ×					
	-	AX, #word	3	AX – word	×	×	×	V	×	
		saddrp, #word	4	(saddrp) - word	×	×	×	V	×	
		sfrp, #word	5	sfrp – word	×	×	×	V	×	
	CMPW	rp, rp1	2	rp – rp1	×	×	×	V	×	
		AX, saddrp	2	AX - (saddrp)	×	×	×	V	×	
		AX, sfrp	3	AX – sfrp	×	×	×	V	×	
		saddrp, saddrp	3	(saddrp) – (saddrp)	×	×	×	V	×	
uc	MULU	r1	2	$AX \leftarrow A \times r1$						
ivisi	DIVUM	r1	2	AX(quotient), r1(remainder) ← AX ÷ r1						
o/uo		4		AX(higher 16 bits), rp1(lower 16 bits)						
licati	MULUW	rp1	2	← AX × rp1						
Multiplication/division	DIVUX	4	2	AXDE(quotient), rp1(remainder) ← AXDE						
1	אַטאוע	rp1		÷ rp1						
Signed multiplication	MULW	rp1	2	AX(higher 16 bits), rp1(lower 16 bits) ← AX × rp1						



ction			es				Flag	s	
Instruction Group	Mnemonic	Operand	Bytes	Operation	S	Z	AC	P/V	CY
	IN O	r1	1	r1 ← r1 + 1	×	×	×	V	
0	INC	saddr	2	(saddr) ← (saddr) + 1	×	×	×	V	
ease	250	r1	1	r1 ← r1 − 1	×	×	×	V	
decr	DEC	saddr	2	(saddr) ← (saddr) − 1	×	×	×	V	
Increase/decrease	INIOW	rp2	1	rp2 ← rp2 + 1					
Incre	INCW	saddrp	3	(saddrp) ← (saddrp) + 1					
	DEOM	rp2	1	rp2 ← rp2 − 1					
	DECW	saddrp	3	(saddrp) ← (saddrp) − 1					
	ROR	r1, n	2	(CY, r17 \leftarrow r10, r1m-1 \leftarrow r1m) \times n times				Р	×
	ROL	r1, n	2	(CY, r10 \leftarrow r17, r1m+1 \leftarrow r1m) \times n times				Р	×
	RORC	r1, n	2	$(CY \leftarrow r10, r17 \leftarrow CY, r1_{m-1} \leftarrow r1_m) \times n \text{ times}$				Р	×
	ROLC	r1, n	2	$(CY \leftarrow r17, r10 \leftarrow CY, r1_{m+1} \leftarrow r1_m) \times n \text{ times}$				Р	×
	SHR	r1, n	2	$(CY \leftarrow r10, r17 \leftarrow 0, r1_{m-1} \leftarrow r1_m) \times n \text{ times}$	×	×	0	Р	×
g.	SHL	r1, n	2	$(CY \leftarrow r17, r10 \leftarrow 0, r1_{m+1} \leftarrow r1_m) \times n \text{ times}$	×	×	0	Р	×
rotat	SHRW	rp1, n	2	(CY← rp10, rp115← 0, rp1m-1← rp1m) × n times	×	×	0	Р	×
Shift-rotate	SHLW	rp1, n	2	$(CY \leftarrow rp1_{15}, rp1_{0} \leftarrow 0, rp1_{m+1} \leftarrow rp1_{m}) \times n \text{ times}$	×	×	0	Р	×
0,				$A_{3-0} \leftarrow (rp1)_{3-0},$					
	ROR4	[rp1]	2	(rp1) ₇₋₄ ← A ₃₋₀ ,					
				(rp1) _{3−0} ← (rp1) _{7−4}					
				$A_{3-0} \leftarrow (rp1)_{7-4},$					
	ROL4	[rp1]	2	$(rp1)_{3-0} \leftarrow A_{3-0},$					
				(rp1) _{7−4} ← (rp1) _{3−0}					
ation	ADJBA			Desired Adjust Assumulator					
BCD calibration	ADJBS		2	Decimal Adjust Accumulator	×	×	×	Р	×
Data conversion	CVTBW		1	When $A_7 = 0$, $X \leftarrow A$, $A \leftarrow 00H$ When $A_7 = 1$, $X \leftarrow A$, $A \leftarrow FFH$					



tion			se				Flag	s	
Instruction Group	Mnemonic	Operand	Bytes	Operation	S Z	Z	AC	P/V	CY
		CY, saddr. bit	3	CY ← (saddr.bit)					×
		CY, sfr. bit	3	CY ← sfr.bit					×
		CY, A. bit	2	CY ← A.bit					×
		CY, X. bit	2	CY ← X.bit					×
		CY, PSWH. bit	2	CY ← PSW _H .bit					×
	1101/4	CY, PSWL. bit	2	CY ← PSW∟.bit					×
	MOV1	saddr. bit, CY	3	(saddr.bit) ← CY					
		sfr. bit, CY	3	sfr.bit ← CY					
		A. bit, CY	2	A.bit ← CY					
		X. bit, CY	2	X.bit ← CY					
		PSWH. bit, CY	2	PSW _H .bit ← CY					
		PSWL. bit, CY	2	PSW∟.bit ← CY					
		CY, saddr. bit	3	$CY \leftarrow CY \land (saddr.bit)$					×
		CY, /saddr. bit	3	$CY \leftarrow CY \wedge \overline{(saddr.bit)}$					×
		CY, sfr. bit	3	$CY \leftarrow CY \wedge sfr.bit$					×
		CY, /sfr. bit	3	CY ← CY ∧ sfr.bit					×
atior		CY, A. bit	2	$CY \leftarrow CY \wedge A.bit$					×
Bit manipulation	AND1	CY, /A. bit	2	$CY \leftarrow CY \wedge \overline{A.bit}$					×
mai	ANDI	CY, X. bit	2	$CY \leftarrow CY \wedge X.bit$					×
Bit		CY, /X. bit	2	$CY \leftarrow CY \wedge \overline{X.bit}$					×
		CY, PSWH. bit	2	CY ← CY ∧ PSW _H .bit					×
		CY, /PSWH. bit	2	$CY \leftarrow CY \land \overline{PSW_{H}.bit}$					×
		CY, PSWL. bit	2	$CY \leftarrow CY \land PSW_L.bit$					×
		CY, /PSWL. bit	2	$CY \leftarrow CY \land \overline{PSW_L.bit}$					×
		CY, saddr. bit	3	$CY \leftarrow CY \lor (saddr.bit)$					×
		CY, /saddr. bit	3	CY ← CY ∨ (saddr.bit)					×
		CY, sfr. bit	3	$CY \leftarrow CY \lor sfr.bit$					×
		CY, /sfr. bit	3	CY ← CY ∨ sfr.bit					×
		CY, A. bit	2	$CY \leftarrow CY \lor A.bit$					×
	004	CY, /A. bit	2	$CY \leftarrow CY \vee \overline{A.bit}$					×
	OR1	CY, X. bit	2	$CY \leftarrow CY \lor X.bit$					×
		CY, /X. bit	2	$CY \leftarrow CY \vee \overline{X.bit}$					×
		CY, PSWH. bit	2	$CY \leftarrow CY \lor PSW_H.bit$					×
		CY, /PSWH. bit	2	$CY \leftarrow CY \lor \overline{PSW_{H}.bit}$					×
		CY, PSWL. bit	2	$CY \leftarrow CY \lor PSW$ L.bit					×
		CY, /PSWL. bit	2	$CY \leftarrow CY \vee \overline{PSWL.bit}$					×



tion			es				Flag	s	
Instruction Group	Mnemonic	Operand	Bytes	Operation	S	Z	AC	P/V	CY
		CY, saddr. bit	3	CY ← CY ∀ (saddr.bit)					×
		CY, sfr. bit	3	CY ← CY ∀ sfr.bit					×
	VOD4	CY, A. bit	2	CY ← CY ∀ A.bit					×
	XOR1	CY, X. bit	2	$CY \leftarrow CY \forall X.bit$					×
		CY, PSWH. bit	2	CY ← CY ∀ PSW _H .bit					×
		CY, PSWL. bit	2	$CY \leftarrow CY \forall PSW_L.bit$					×
		saddr. bit	2	(saddr.bit) ← 1					
		sfr. bit	3	sfr.bit ← 1					
	0574	A. bit	2	A.bit ← 1					
	SET1	X. bit	2	X.bit ← 1					
		PSWH. bit	2	PSW _H .bit ← 1	x x x x x x				
_		PSWL. bit	2	PSW∟.bit ← 1	×	×	×	×	×
3it manipulation		saddr. bit	2	(saddr.bit) ← 0					
nipu		sfr. bit	3	sfr.bit ← 0					
t ma	01.04	A. bit	2	A.bit ← 0					
<u> </u>	CLR1	X. bit	2	X.bit ← 0					
		PSWH. bit	2	PSW _H .bit ← 0					
		PSWL. bit	2	PSW∟.bit ← 0	×	×	×	×	×
		saddr. bit	3	$(saddr.bit) \leftarrow \overline{(saddr.bit)}$					
		sfr. bit	3	$sfr.bit \leftarrow \overline{sfr.bit}$					
	NOT4	A. bit	2	A.bit $\leftarrow \overline{\text{A.bit}}$					
	NOT1	X. bit	2	$X.bit \leftarrow \overline{X.bit}$					
		PSWH. bit	2	PSW _H .bit ← PSW _H .bit					
		PSWL. bit	2	$PSW_L.bit \leftarrow \overline{PSW_L.bit}$	×	×	×	×	×
	SET1	CY	1	CY ← 1					1
	CLR1	CY	1	CY ← 0					0
	NOT1	CY	1	$CY \leftarrow \overline{CY}$					×



tion			es				Flags	S	
Instruction Group	Mnemonic	Operand	Bytes	Operation	S	Z	AC	P/V	CY
	CALL	!addr16	3	$(SP-1) \leftarrow (PC+3)_H, (SP-2) \leftarrow (PC+3)_L,$ PC \leftarrow addr16, SP \leftarrow SP-2					
	CALLF	!addr11	2	$\begin{array}{l} (SP-1) \leftarrow (PC+2)_{H}, \ (SP-2) \leftarrow (PC+2)_{L}, \\ PC_{15-11} \leftarrow 00001, \ PC_{10-0} \leftarrow addr11, SP \leftarrow SP-2 \end{array}$					
	CALLT	[addr5]	1	$(SP-1) \leftarrow (PC+1)_H, (SP-2) \leftarrow (PC+1)_L, \\ PC_H \leftarrow (TPF, 00000000, addr5+1), \\ PC_L \leftarrow (TPF, 00000000, addr5), SP \leftarrow SP-2$					
	CALL	rp1	2	$ \begin{array}{l} (SP1) \leftarrow (PC\text{+-}2)\text{\tiny H}, \ (SP2) \leftarrow (PC\text{+-}2)\text{\tiny L}, \\ PC\text{\tiny H} \leftarrow rp\text{\tiny 1}\text{\tiny H}, \ PC\text{\tiny L}\leftarrow rp\text{\tiny 1}\text{\tiny L}, \ SP \leftarrow SP2 \end{array} $					
Call-return	CALL	[rp1]	2	$ \begin{array}{l} (SP-1) \leftarrow (PC+2)_{H}, \ (SP-2) \leftarrow (PC+2)_{L}, \\ PC_{H} \leftarrow (rp1+1), \ PC_{L} \leftarrow (rp1), \ SP \leftarrow SP-2 \end{array} $					
Call	BRK		1	$\begin{array}{l} (SP-1) \leftarrow PSW_H, \ (SP-2) \leftarrow PSW_L \\ (SP-3) \leftarrow (PC+1)_H, \ (SP-4) \leftarrow (PC+1)_L, \\ PC_L \leftarrow (003EH), \ PC_H \leftarrow (003FH), \ SP \leftarrow SP-4 \\ IE \leftarrow 0 \end{array}$					
	RET		1	$PC_L \leftarrow (SP), PC_H \leftarrow (SP+1), SP \leftarrow SP+2$					
	RETB		1	$\begin{array}{l} PCL \leftarrow (SP), PCH \leftarrow (SP+1) \\ PSWL \leftarrow (SP+2), PSWH \leftarrow (SP+3) \\ SP \leftarrow SP+4 \end{array}$	R	R	R	R	R
	RETI		1	$\begin{array}{l} PCL \leftarrow (SP), PCH \leftarrow (SP+1) \\ PSWL \leftarrow (SP+2), PSWH \leftarrow (SP+3) \\ SP \leftarrow SP+4 \end{array}$	R	R	R	R	R
	DHEH	sfrp	3	$(SP-1) \leftarrow SfrH$ $(SP-2) \leftarrow SfrL$ $SP \leftarrow SP-2$					
	PUSH	post	2	$ \begin{aligned} & \{ (\text{SP-1}) \leftarrow \text{post}_{\text{H}}, \ (\text{SP-2}) \leftarrow \text{post}_{\text{L}}, \text{SP} \leftarrow \text{SP-2} \} \\ & \times \text{n times}^{\textbf{Note}} \end{aligned} $					
		PSW	1	(SP-1)←PSWH, (SP-2)←PSWL, SP←SP-2					
	PUSHU	post	2	$ \begin{array}{l} \{(UP1) \leftarrow post\text{+}, \ (UP2) \leftarrow post\text{-}, \ UP \leftarrow UP2\} \\ \times \ n \ times^{\textbf{Note}} \end{array} $					
Stack manipulation	DOD.	sfrp	3	$sfr_{\perp} \leftarrow (SP)$ $sfr_{H} \leftarrow (SP+1)$ $SP \leftarrow SP+2$					
ck mar	POP	post	2	$ \begin{cases} \text{post} \llcorner \leftarrow (\text{SP}), \text{post} \thickspace \leftarrow (\text{SP+1}), \text{SP} \twoheadleftarrow \text{SP+2} \rbrace \\ \times \text{n times}^{\textbf{Note}} \\ \end{cases} $					
Sta		PSW	1	PSWL←(SP), PSWH←(SP+1), SP←SP+2	R	R	R	R	R
	POPU	post	2	$ \begin{cases} \text{post}\llcorner\leftarrow (\text{UP}), \ \text{post} \vdash\leftarrow (\text{UP+1}), \ \text{UP} \leftarrow \text{UP+2} \\ \times \ \text{n times}^{\textbf{Note}} \end{cases} $					
		SP, #word	4	SP← word					
	MOVW	SP, AX	2	SP← AX					
		AX, SP	2	AX ←SP					
	INCW	SP	2	SP ← SP+1					
	DECW	SP	2	SP ← SP-1					
Special	CHKL	sfr	3	(pin level) → (signal level before output buffer)	×	×		Р	
Spe	CHKLA	sfr	3	$A \leftarrow \text{(pin level)} \; \forall \; \text{(signal level before output buffer)}$	×	×		Р	

Note n indicates the number of registers described as post.



Page	tion			es			F	lags	
Page	Instruc Group	Mnemonic	Operand	Bytes	Operation	S	Z	AC P	/V CY
BC Saddr16 2 PC ← PC+2+jdisp8 if CY=1			!addr16	3	PC ← addr16				
BC Saddr16 2 PC ← PC+2+jdisp8 if CY=1	dition	RR	rp1	2	PC _H ← rp1 _H , PC _L ← rp1 _L				
BC Saddr16 2 PC ← PC+2+jdisp8 if CY=1	conc	DIX.	[rp1]	2	$PC_H \leftarrow (rp1+1), PC_L \leftarrow (rp1)$				
BIL Saddr16 2 PC ← PC+2+jdisp8 if CY=1	Un		\$ addr16	2	PC ← PC+2+jdisp8				
BNC Saddr16 2 PC ← PC+2+jdisp8 if CY=0		вс	\$ addr16	2	DC / DC (2) idion8 if CV=1				
BNL S addr16 2 PC ← PC+2+jdisp8 if CY=0		BL	φ audi 10		- C ← - C+2+juispo ii C i = i				
BNL BZ Saddr16 2 PC ← PC+2+jdisp8 if Z=1		BNC	\$ addr16		DC / DC (2) idion8 if CV_0				
BE S addr16 2 PC ← PC+2+jdisp8 if Z=1		BNL			FC ← FC+2+juispo ii C1=0				
BE BNZ S addr16 2 PC \(\times \text{PC+2+jdisp8 if Z=0} \)		BZ	Ф	2	DC / DC / 2 ridion 9 if 7_1				
Saddr16 2 PC \(\infty \text{PC+2+jdisp8 if Z=0} \)		BE	\$ addr16		FC ← FC+2+juispo II Z=1				
BNE BV Saddr16 2 PC \(\times \text{PC+2+jdisp8 if P/V=1} \)		BNZ	¢ oddr16	2	DC / DC+2+idien8 if 7-0				
Second S		BNE	\$ addrib		FC ← FC+2+juispo II Z=0				
BPE BNV Saddr16 2 PC \(- \text{PC+2+jdisp8 if P/V=0} \)		BV	Ф - d-d-40	2	DC / DC / 2 / idion9 if D//_1				
Saddr16 2 PC \(- \text{PC+2+jdisp8 if P/V=0} \)		BPE	\$ addr16		PC ← PC+2+Jaispo II P/V=1				
BPO Saddr16 2 PC \(- \text{PC+2+jdisp8 if S=1} \)		BNV	Ф - d-d-40	2	DC / DC / 2 / idion 8 if D//_0				
BP		вро	\$ addr16		FC ← FC+2+juispo II F/V=0				
BGT		BN	\$ addr16	2	PC ← PC+2+jdisp8 if S=1				
BH \$ addr16 3 PC ← PC+3+jdisp8 if Z ∨ CY=0 BNH \$ addr16 3 PC ← PC+3+jdisp8 if Z ∨ CY=1 BT saddr. bit, \$ addr16 3 PC ← PC+3+jdisp8 if (saddr.bit)=1 BT A. bit, \$ addr16 4 PC ← PC+3+jdisp8 if A.bit=1 A. bit, \$ addr16 3 PC ← PC+3+jdisp8 if Y.bit=1 PSWH. bit, \$ addr16 3 PC ← PC+3+jdisp8 if PSWh.bit=1 PSWL. bit, \$ addr16 3 PC ← PC+3+jdisp8 if (saddr.bit)=0 BF saddr. bit, \$ addr16 4 PC ← PC+4+jdisp8 if sfr.bit=0 A. bit, \$ addr16 3 PC ← PC+3+jdisp8 if A.bit=0 PSWH. bit, \$ addr16 3 PC ← PC+3+jdisp8 if X.bit=0 PSWH. bit, \$ addr16 3 PC ← PC+3+jdisp8 if SWh.bit=0	_	ВР	\$ addr16	2	PC ← PC+2+jdisp8 if S=0				
BH \$ addr16 3 PC ← PC+3+jdisp8 if Z ∨ CY=0 BNH \$ addr16 3 PC ← PC+3+jdisp8 if Z ∨ CY=1 BT saddr. bit, \$ addr16 3 PC ← PC+3+jdisp8 if (saddr.bit)=1 BT A. bit, \$ addr16 4 PC ← PC+3+jdisp8 if A.bit=1 A. bit, \$ addr16 3 PC ← PC+3+jdisp8 if Y.bit=1 PSWH. bit, \$ addr16 3 PC ← PC+3+jdisp8 if PSWh.bit=1 PSWL. bit, \$ addr16 3 PC ← PC+3+jdisp8 if (saddr.bit)=0 BF saddr. bit, \$ addr16 4 PC ← PC+4+jdisp8 if sfr.bit=0 A. bit, \$ addr16 3 PC ← PC+3+jdisp8 if A.bit=0 PSWH. bit, \$ addr16 3 PC ← PC+3+jdisp8 if X.bit=0 PSWH. bit, \$ addr16 3 PC ← PC+3+jdisp8 if SWh.bit=0	anch	BGT	\$ addr16	3	$PC \leftarrow PC+3+jdisp8 \text{ if } (P/V \forall S) \lor Z=0$				
BH \$ addr16 3 PC ← PC+3+jdisp8 if Z ∨ CY=0 BNH \$ addr16 3 PC ← PC+3+jdisp8 if Z ∨ CY=1 BT saddr. bit, \$ addr16 3 PC ← PC+3+jdisp8 if (saddr.bit)=1 BT A. bit, \$ addr16 4 PC ← PC+3+jdisp8 if A.bit=1 A. bit, \$ addr16 3 PC ← PC+3+jdisp8 if Y.bit=1 PSWH. bit, \$ addr16 3 PC ← PC+3+jdisp8 if PSWh.bit=1 PSWL. bit, \$ addr16 3 PC ← PC+3+jdisp8 if (saddr.bit)=0 BF saddr. bit, \$ addr16 4 PC ← PC+4+jdisp8 if sfr.bit=0 A. bit, \$ addr16 3 PC ← PC+3+jdisp8 if A.bit=0 PSWH. bit, \$ addr16 3 PC ← PC+3+jdisp8 if X.bit=0 PSWH. bit, \$ addr16 3 PC ← PC+3+jdisp8 if SWh.bit=0	al br	BGE	\$ addr16	3	PC ← PC+3+jdisp8 if P/V → S=0				
BH \$ addr16 3 PC ← PC+3+jdisp8 if Z ∨ CY=0 BNH \$ addr16 3 PC ← PC+3+jdisp8 if Z ∨ CY=1 BT saddr. bit, \$ addr16 3 PC ← PC+3+jdisp8 if (saddr.bit)=1 BT A. bit, \$ addr16 4 PC ← PC+3+jdisp8 if A.bit=1 A. bit, \$ addr16 3 PC ← PC+3+jdisp8 if Y.bit=1 PSWH. bit, \$ addr16 3 PC ← PC+3+jdisp8 if PSWh.bit=1 PSWL. bit, \$ addr16 3 PC ← PC+3+jdisp8 if (saddr.bit)=0 BF saddr. bit, \$ addr16 4 PC ← PC+4+jdisp8 if sfr.bit=0 A. bit, \$ addr16 3 PC ← PC+3+jdisp8 if A.bit=0 PSWH. bit, \$ addr16 3 PC ← PC+3+jdisp8 if X.bit=0 PSWH. bit, \$ addr16 3 PC ← PC+3+jdisp8 if SWh.bit=0	ition	BLT	\$ addr16	3	PC ← PC+3+jdisp8 if P/V → S=1				
BH \$ addr16 3 PC ← PC+3+jdisp8 if Z ∨ CY=0 BNH \$ addr16 3 PC ← PC+3+jdisp8 if Z ∨ CY=1 BT saddr. bit, \$ addr16 3 PC ← PC+3+jdisp8 if (saddr.bit)=1 BT A. bit, \$ addr16 4 PC ← PC+3+jdisp8 if A.bit=1 A. bit, \$ addr16 3 PC ← PC+3+jdisp8 if Y.bit=1 PSWH. bit, \$ addr16 3 PC ← PC+3+jdisp8 if PSWh.bit=1 PSWL. bit, \$ addr16 3 PC ← PC+3+jdisp8 if (saddr.bit)=0 BF saddr. bit, \$ addr16 4 PC ← PC+4+jdisp8 if sfr.bit=0 A. bit, \$ addr16 3 PC ← PC+3+jdisp8 if A.bit=0 PSWH. bit, \$ addr16 3 PC ← PC+3+jdisp8 if X.bit=0 PSWH. bit, \$ addr16 3 PC ← PC+3+jdisp8 if SWh.bit=0	ond	BLE	\$ addr16	3	$PC \leftarrow PC+3+jdisp8 \text{ if } (P/V \forall S) \lor Z=1$				
BT Saddr. bit, \$ addr16 3 PC ← PC+3+jdisp8 if (saddr.bit)=1		вн	\$ addr16	3	PC ← PC+3+jdisp8 if Z ∨ CY=0				
BT Sfr. bit, \$ addr16 4 PC ← PC+4+jdisp8 if sfr.bit=1 A. bit, \$ addr16 3 PC ← PC+3+jdisp8 if A.bit=1 X. bit, \$ addr16 3 PC ← PC+3+jdisp8 if PSWH.bit=1 PSWH. bit, \$ addr16 3 PC ← PC+3+jdisp8 if PSWL.bit=1 PSWL. bit, \$ addr16 4 PC ← PC+4+jdisp8 if (saddr.bit)=0 sfr. bit, \$ addr16 4 PC ← PC+4+jdisp8 if sfr.bit=0 A. bit, \$ addr16 3 PC ← PC+3+jdisp8 if A.bit=0 X. bit, \$ addr16 3 PC ← PC+3+jdisp8 if X.bit=0 PSWH. bit, \$ addr16 3 PC ← PC+3+jdisp8 if PSWH.bit=0		BNH	\$ addr16	3	PC ← PC+3+jdisp8 if Z ∨ CY=1				
BT A. bit, \$ addr16 X. bit, \$ addr16 3 PC ← PC+3+jdisp8 if A.bit=1 X. bit, \$ addr16 PSWH. bit, \$ addr16 PSWL. bit, \$ addr16 PSWL. bit, \$ addr16 PC ← PC+3+jdisp8 if PSWL.bit=1 PSWL. bit, \$ addr16 PC ← PC+3+jdisp8 if PSWL.bit=1 saddr. bit, \$ addr16 PC ← PC+4+jdisp8 if (saddr.bit)=0 sfr. bit, \$ addr16 A. bit, \$ addr16 PC ← PC+3+jdisp8 if A.bit=0 A. bit, \$ addr16 PC ← PC+3+jdisp8 if X.bit=0 A. bit, \$ addr16 PC ← PC+3+jdisp8 if X.bit=0 PSWH. bit, \$ addr16 PSWH. bit, \$ addr16 PSWH. bit, \$ addr16			saddr. bit, \$ addr16	3	PC ← PC+3+jdisp8 if (saddr.bit)=1				
X. bit, \$ addr16 3 PC ← PC+3+jdisp8 if X.bit=1			sfr. bit, \$ addr16	4	PC ← PC+4+jdisp8 if sfr.bit=1				
X. bit, \$ addr16 3 PC ← PC+3+jdisp8 if X.bit=1 PSWH. bit, \$ addr16 3 PC ← PC+3+jdisp8 if PSWh.bit=1 PSWL. bit, \$ addr16 3 PC ← PC+3+jdisp8 if PSWL.bit=1 saddr. bit, \$ addr16 4 PC ← PC+4+jdisp8 if (saddr.bit)=0 sfr. bit, \$ addr16 4 PC ← PC+4+jdisp8 if sfr.bit=0 A. bit, \$ addr16 3 PC ← PC+3+jdisp8 if A.bit=0 X. bit, \$ addr16 3 PC ← PC+3+jdisp8 if X.bit=0 PSWH. bit, \$ addr16 3 PC ← PC+3+jdisp8 if PSWh.bit=0		RT	A. bit, \$ addr16	3	PC ← PC+3+jdisp8 if A.bit=1				
PSWL. bit, \$ addr16		51	X. bit, \$ addr16	3	PC ← PC+3+jdisp8 if X.bit=1				
saddr. bit, \$ addr16 4 PC ← PC+4+jdisp8 if (saddr.bit)=0 sfr. bit, \$ addr16 4 PC ← PC+4+jdisp8 if sfr.bit=0 A. bit, \$ addr16 3 PC ← PC+3+jdisp8 if A.bit=0 X. bit, \$ addr16 3 PC ← PC+3+jdisp8 if X.bit=0 PSWH. bit, \$ addr16 3 PC ← PC+3+jdisp8 if PSWH.bit=0			PSWH. bit, \$ addr16	3	PC ← PC+3+jdisp8 if PSW _H .bit=1				
Sfr. bit, \$ addr16 4 PC ← PC+4+jdisp8 if sfr.bit=0 A. bit, \$ addr16 3 PC ← PC+3+jdisp8 if A.bit=0 X. bit, \$ addr16 3 PC ← PC+3+jdisp8 if X.bit=0 PSWH. bit, \$ addr16 3 PC ← PC+3+jdisp8 if PSWH.bit=0			PSWL. bit, \$ addr16	3	PC ← PC+3+jdisp8 if PSW∟.bit=1				
A. bit, \$ addr16 X. bit, \$ addr16 3 PC ← PC+3+jdisp8 if A.bit=0 X. bit, \$ addr16 3 PC ← PC+3+jdisp8 if X.bit=0 PSWH. bit, \$ addr16 3 PC ← PC+3+jdisp8 if PSWH.bit=0			saddr. bit, \$ addr16	4	PC ← PC+4+jdisp8 if (saddr.bit)=0				
BF X. bit, \$ addr16 3 PC ← PC+3+jdisp8 if X.bit=0 PSWH. bit, \$ addr16 3 PC ← PC+3+jdisp8 if PSWH.bit=0			sfr. bit, \$ addr16	4	PC ← PC+4+jdisp8 if sfr.bit=0				
X. bit, \$ addr16 3 PC ← PC+3+jdisp8 if X.bit=0 PSWH. bit, \$ addr16 3 PC ← PC+3+jdisp8 if PSWh.bit=0			A. bit, \$ addr16	3	PC ← PC+3+jdisp8 if A.bit=0				
		BF	X. bit, \$ addr16	3	PC ← PC+3+jdisp8 if X.bit=0				
PSWL. bit, \$ addr16			PSWH. bit, \$ addr16	3	PC ← PC+3+jdisp8 if PSW _H .bit=0				
			PSWL. bit, \$ addr16	3	PC ← PC+3+jdisp8 if PSW∟.bit=0				



tion			es				Flag	s	
Instruction Group	Mnemonic	Operand	Bytes	Operation	S	Z	AC	P/V	CY
		saddr.bit, \$ addr16		PC ← PC+4+jdisp8 if (saddr.bit)=1					
		Saddi.bit, \$\phi\$ addi 10	4	then reset (saddr.bit)					
		sfr.bit, \$ addr16	4	PC ← PC+4+jdisp8 if sfr.bit=1					
		on bit, ϕ addi io	4	then reset sfr.bit					
		A.bit, \$ addr16	3	PC ← PC+3+jdisp8 if A.bit=1					
	BTCLR	7bit, \$\psi \text{add} 10	3	then reset A.bit					
	BIOLK	X.bit, \$ addr16	3	PC ← PC+3+jdisp8 if X.bit=1					
		A.bit, \$ addi 16	3	then reset X.bit					
		PSWH.bit, \$ addr16	3	PC ← PC+3+jdisp8 if PSW _H .bit=1					
		F3WII.DIL, \$ addi 10	3	then reset PSWн.bit					
		PSWL.bit, \$ addr16	3	PC ← PC+3+jdisp8 if PSW∟.bit=1	×	×	~	~	~
_		1 SWE.bit, \$\pi addi 10	3	then reset PSWL.bit	^		×	×	×
Conditional branch		saddr.bit, \$ addr16	4	PC ← PC+4+jdisp8 if (saddr.bit)=0					
lal bı		Saudi.bit, \$ audi 10	-	then set (saddr.bit)					
lition		sfr.bit, \$ addr16	4	PC ← PC+4+jdisp8 if sfr.bit=0					
Conc		Sir.bit, \(\psi\) addi 10	-	then set sfr.bit					
	BFSET	A.bit, \$ addr16	3	PC ← PC+3+jdisp8 if A.bit=0					
		A.bit, \$ addi 10		then set A.bit					
	D. 02.	X.bit, \$ addr16	3	PC ← PC+3+jdisp8 if X.bit=0					
				then set X.bit					
		PSWH.bit, \$ addr16	3	PC ← PC+3+jdisp8 if PSW _H .bit=0					
		1 OVVII.bit, \$\psi\$ addi 10		then set PSW _H .bit					
		PSWL.bit, \$ addr16	3	PC ← PC+3+jdisp8 if PSWL.bit=0	×	×	×	×	×
		1 0112.51t, \$\psi \text{add} 10		then set PSW _L .bit					
		r2, \$ addr16	2	r2 ← r2−1,					
	DBNZ	, , , , , , , , , , , , , , , , , , , 		then PC ← PC+2+jdisp8 if r2≠0					
		saddr, \$ addr16	3	(saddr) ← (saddr)–1,					
		, , , , , , , , , , , , , , , , , , , ,		then PC ← PC+3+jdisp8 if (saddr) ≠0					
0	BRKCS	RBn	2	$PCH \leftrightarrow R5, PCL \leftrightarrow R4, R7 \leftarrow PSWH,$					
chin				R6←PSWL, RBS2-0← n, RSS←0, IE←0					
Context switching	RETCS	!addr16	3	PC _H ← R5, PC _L ← R4, R5, R4 ← addr16,	R	R	R	R	R
				PSW _H ← R7, PSW _L ← R6					
Co	RETCSB	!addr16	4	PC _H ← R5, PC _L ← R4, R5, R4 ← addr16,	R	R	R	R	R
		:auui 10		PSW _H ← R7, PSW _L ← R6	'`			١,	



tion			es				Flag	gs	
Instruction Group	Mnemonic	Operand	Bytes	Operation	S	Z	AC	P/V	CY
		[DE +], A	2	(DE +) ← A, C ← C−1					
	MOVM			End if C=0					
	MOVIM	[DE –], A	2	(DE −) ← A, C ← C−1					
			ļ_	End if C=0					
		[DE +], [HL +]	2	(DE +) ← (HL +), C ← C−1					
	MOVBK			End if C=0					
		[DE –], [HL –]	2	$(DE -) \leftarrow (HL -), C \leftarrow C-1$					
			+	End if C=0					
		[DE +], A	2	$(DE +) \leftrightarrow A, C \leftarrow C-1$					
	хснм		+	End if C=0					
		[DE –], A	2	$(DE -) \leftrightarrow A, C \leftarrow C-1$ End if C=0					
			+	(DE +) ↔ (HL +), C ← C−1					
		[DE +], [HL +]	2	End if C=0					
	хснвк			$(DE -) \leftrightarrow (HL -), C \leftarrow C-1$					
		[DE –], [HL –]	2	End if C=0					
	СМРМЕ			(DE +) − A, C ← C−1				.,	
) Bu		[DE +], A	2	End if C=0 or Z=0	×	×	×	V	×
String		[DE –], A		(DE −) − A, C ← C−1				\/	
			2	End if C=0 or Z=0	×	×	×	V	×
		[DE +], [HL +]	2	(DE +) − (HL +), C ← C−1		~	~	V	~
	CMDDKE			End if C=0 or Z=0		^		v	
	CMPBKE	[DE –], [HL –]	2	(DE −) − (HL −), C ← C−1	×	×	×	V	×
		[DE], [ITE]		End if C=0 or Z=0				•	
		[DE +], A	2	(DE +) − A, C ← C−1	×	×	×	V	×
	CMPMNE		<u> </u>	End if C=0 or Z=1					
	0	[DE –], A	2	(DE −) − A, C ← C−1	×	×	×	V	×
			+	End if C=0 or Z=1					
		[DE +], [HL +]	2	(DE +) − (HL +), C ← C−1	×	×	×	V	×
	CMPBKNE		+	End if C=0 or Z=1					
		[DE –], [HL –]	2	$(DE -) - (HL -), C \leftarrow C-1$	×	×	×	V	×
			+	End if C=0 or Z=1					
		[DE +], A	2	$(DE +) - A, C \leftarrow C-1$ End if C=0 or CY=0	×	×	×	V	×
	СМРМС		+	(DE −) − A, C ← C−1					
		[DE –], A	2	End if C=0 or CY=0	×	×	×	V	×



tion			Bytes				Flag	s	
Instruction Group	Mnemonic	Operand		Operation	S	Z	AC	P/V	CY
		[DE +], [HL +]		(DE +) − (HL +), C ← C−1	×	×	×	V	×
	OMBDICO	[52 +], [112 +]	2	End if C=0 or CY=0				•	
	СМРВКС	[DE –], [HL –]	2	(DE −) − (HL −), C ← C−1	×	×	×	V	×
		[52], [112]		End if C=0 or CY=0				•	
		[DE +], A	2	(DE +) − A, C ← C−1	×	~	×	V	×
String	bu	[DL +], A		End if C=0 or CY=1	^	^	^	V	^
Str	CMPMNC	[DE –], A	2	(DE −) − A, C ← C−1	×	V	×	\/	×
		[DE – J, A		End if C=0 or CY=1	^			V	
	[DE +], [HL +]	[DE .] [III .]	2	(DE +) − (HL +), C ← C−1	×	~	×	V	×
		[DE +], [RL +]	2	End if C=0 or CY=1	^	^	^	V	
		[DE –], [HL –]	2	(DE −) − (HL −), C ← C−1		V	~	V	~
			2	End if C=0 or CY=1	^	^	^	V	^
		STBC, #byte	4	STBC ← byte ^{Note}					
	MOV	WDM, #byte	4	WDM ← byte ^{Note}					
	SWRS		1	$RSS \leftarrow \overline{RSS}$					
ontr	SEL	RBn	2	$RBS2 - 0 \leftarrow n, RSS \leftarrow 0$					
CPU control	SEL	RBn, ALT	2	RBS2 − 0 ← n, RSS ← 1					
0	NOP		1	No Operation					
	El		1	IE ← 1 (Enable Interrupt)					
	DI		1	IE ← 0 (Disable Interrupt)					

Note If the operation code of STBC register and WDM register operation instructions is abnormal, an operation code trap interrupt is generated.

Operation in the eent of trap:

$$\begin{split} &(\text{SP-1}) \leftarrow \text{PSWH, (SP-2)} \leftarrow \text{PSWL,} \\ &(\text{SP-3}) \leftarrow (\text{PC-4}) \text{H, (SP-4)} \leftarrow (\text{PC-4}) \text{L,} \\ &\text{PCL} \leftarrow (003\text{CH}), \ \text{PCH} \leftarrow (003\text{DH}), \\ &\text{SP} \leftarrow \text{SP-4, IE} \leftarrow 0 \end{split}$$



9. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS (TA = 25 $^{\circ}$ C)

Parameter	Symbol		Test Conditions	Rating	Unit				
	V _{DD}			-0.5 to + 7.0	V				
Supply voltage voltage	AV _{DD}			-0.5 to V _{DD} + 0.5	V				
	AVss			-0.5 to + 0.5	V				
Input voltage	Vı	Note 1		Note 1		Note 1		-0.5 to V _{DD} + 0.5	V
Output voltage	Vo			-0.5 to V _{DD} + 0.5	V				
Output current low		All output pins		4.0	mA				
Output current low	Іоь	All outp	ut pins total	90	mA				
Output current high	Іон	All outp	ut pins	-1.0	mA				
Output current high	ТОН	All outp	ut pins total	-20	mA				
Analog input voltage	.,	Note 2	AVDD > VDD	-0.5 to V _{DD} + 0.5					
Alialog iliput voltage	VIAN	Note 2	V _{DD} ≥ AV _{DD}	−0.5 to AV _{DD} + 0.5	V				
A/D converter reference	41/		AVDD > VDD	-0.5 to V _{DD} + 0.3	.,				
input voltage	AVREF		V _{DD} ≥ AV _{DD}	-0.5 to AV _{DD} + 0.3	V				
Operating ambient temperature	TA			-10 to + 70	°C				
Storage temperature	T _{stg}			-65 to + 150	°C				

Notes 1. Except the pin described in Note 2.

2. P70/ANI0 to P77/ANI7 pins

Caution If the absoute maximum rating of any one of the parameters is exceeded even momentarily, the quality of the product may be degraded. In other words, the product may be physically damaged if any of the absolute maximum raings is exceeded. Be sure to use the product without exceeding these rarings.

RECOMMENDED OPERATING CONDITION

Oscillation frequency	Та	Vdd
8 MHz ≤ fxx ≤ 16 MHz	−10 to +70 °C	+5.0 V ±10 %

CAPACITANCE (TA = 25 $^{\circ}$ C, Vss = VDD = 0 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Сі				10	pF
Output capacitance	Со	f=1 MHz Unmeasured pins returned to 0 V.			20	pF
I/O capacitance	Сю				20	pF



OSCILLATOR CHARACTERISTICS (Ta = -10 to +70 $^{\circ}$ C, Vdd = +5 V \pm 10 %, Vss = 0 V)

Resonator	Recommended Circuit	Parameter	MIN.	MAX.	Unit
Ceramic resonator or crystal resonator	X2 X1 V _{SS}	Oscillation frequency (fxx)	8	16	MHz
	X1 X2	X1 input frequency (fx)	8	16	MHz
External clock	Alnvertor Or	X1 input rise/fall time (txR, txF)	0	20	ns
	X1 X2 Open HCMOS Invertor	X1 input high/low level width (twxh, twxL)	25	80	ns

- ★ Caution When using the system clock oscillation circuit, wire the part encircled in the dotted line in the following manner to avoid the influence of the wiring capacity, etc.
 - Make the wiring as short as possible.
 - Avoid intersecting other signal conductors. Avoid approaching lines in which very high fluctuating currents run.
 - Make sure that the grounding point of the oscillation circuit capacitor always has the same electrical potential as Vss. Avoid grounding with a grand pattern in which very high currents run.
 - Do not fetch signals from the oscillation circuit.



RECOMMENDED OSCILLATOR CONSTANT

CERAMIC RESONATOR

Manufactures	Decided Nove	Frequency	Recommended Constant			
Manufacturer	Product Name	[MHz]	C1 [pF]	C2 [pF]		
	CSA8.00MT CSA12.0MT	8.0 12.0	30	30		
Murata Mfg. Co., Ltd.	CSA14.74MXZ040 CSA16.00MXZ040	14.74 16.0	15	15		
	CST8.00MTW CST12.0MTW CST14.74MXW0C3 CST16.00MXW0C3	8.0 12.0 17.74 16.0	On-chip	On-chip		

CRYSTAL RESONATOR

Manufacturer	Product Name	Frequency	Recommended Constant			
		[MHz]	C1 [pF]	C2 [pF]		
Kinseki Co., Ltd.	HC49/U-S	8 to 16	40	40		
Killseki Co., Liu.	HC49/U	0 10 10	10	10		



DC CHARACTERISTICS (TA = -10 to +70 °C, VdD = +5 V \pm 10 %, Vss = 0 V)

Parameter	Symbol	Tes	t Conditions	MIN.	TYP.	MAX.	Unit
Input voltage low	VIL			0		0.8	V
Leave to the section	V _{IH1}	Note 1		2.2			.,
Input voltage high	V _{IH2}	Note 2	0.8V _{DD}			V	
Output voltage low	VoL	loL = 2.0 mA				0.45	V
Output voltage high	Vон	Іон = −400 <i>μ</i> /	4	V _{DD} - 1.0			V
Input leakage current	lu	$0 \text{ V} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{D}}$	D			±10	μΑ
Output leakage current	ILO	0 V ≤ Vo ≤ Vi	DD			±10	μΑ
V _{DD} supply current	I _{DD1}	Operating mo	ode		40	75	mA
voo supply current	I _{DD2}	HALT mode			20	45	mA
Data retention voltage	VDDDR	STOP mode		2.5			V
Data retention current	IDDDR	STOP mode	VDDDR = 2.5 V		2	10	μΑ
Data retention current	IDDDR	STOP mode	VDDDR = 5.0 V ±10 %		10	50	μΑ

Notes 1. Except the pin descried in Note 2.

2. RESET, X1, X2, P20/NMI, P21/INTP0, P22/INTP1, P23/INTP2,P24/INTP3, P25/INTP4, P26/INTP5, P27/INTP6/TI, P32/SO/SB0, P33/SI/SB1, P34/SCK pins.



AC CHARACTERISTICS (TA = -10 to +70 °C, V_{DD} = +5 V ± 10 %, Vss = 0 V) Non-consecutive read/write operation (with general-purpose memory connected)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
System clock cycle time	tсүк		125	250	ns
Address setup time (vs. ASTB↓)	t sast		32		ns
Address hold time (vs. ASTB↓)	t HSTA		32		ns
RD ↓ delay time from address	t dar		85		ns
Address float time from RD↓	tfra			10	ns
Data input time from address	t dAlD			222	ns
Data input time from \overline{RD} ↓	t drid			112	ns
RD ↓ delay time from ASTB↓	tostr		42		ns
Data hold time (vs. RD↑)	thrid		0		ns
Address active time from RD↑	t dra		50		ns
RD low-level width	twrL		147		ns
ASTB high-level width	twsтн		37		ns
WR↓ delay time from address	tdaw		85		ns
Data output time from ASTB↓	tostod			102	ns
Data output time from $\overline{WR} \!\!\downarrow$	towod			40	ns
WR↓ delay time from ASTB↓	tostw		42		ns
Data setup time (vs. WR↑)	tsodw		147		ns
Data hold time (vs. WR↑)	thwod		32		ns
ASTB↑ delay time from WR↑	towst		42		ns
WR low-level width	twwL		147		ns

*



tcүк Dependent Bus Timing Definition

Parameter	Expression	MIN./MAX.	Unit	
tsast	0.5T - 30	MIN.	ns	
t hsta	0.5T - 30	MIN.	ns	
tdar	T – 40	MIN.	ns	
t DAID	(2.5 + n) T - 90	MAX.	ns	
torid	(1.5 + n) T - 75	MAX.	ns	
tdstr	0.5T – 20	MIN.	ns	
tdra	0.5T – 12	MIN.	ns	
twrL	(1.5 + n) T - 40	MIN.	ns	
twsтн	0.5T – 25	MIN.	ns	
tdaw	T – 40	MIN.	ns	
tostod	0.5T + 40	MAX.	ns	
tostw	0.5T – 20	MIN.	ns	
tsodw	1.5T – 40	MIN.	ns	
thwod	0.5T - 30	MIN.	ns	
tоwsт	0.5T – 20	MIN.	ns	
twwL	(1.5 + n) T - 40	MIN.	ns	

- **Remarks** 1. T = tcyk = 1/fclk (fclk is internal system clock frequency)
 - 2. n indicates the number of wait cycles defined by user software.
 - 3. Depends on tcyk for the bus timing shown in this table only.



SERIAL OPERATION (Ta = -10 to +70 $^{\circ}$ C, V_{DD} = +5 V \pm 10 %, Vss = 0 V)

Parameter	Symbol	Test Conditions		MIN.	MAX.	Unit
Serial clock cycle time	tcysk	SCK output	Internal division by 8	1		μs
		SCK input	External clock	1		μs
Serial clock low-level width	twskl	SCK output	Internal division by 8	420		ns
		SCK input	External clock	420		ns
Serial clock high-level width	twsкн	SCK output	Internal division by 8	420		ns
		SCK input	External clock	420		ns
SI setup time (to SCK↑)	tsrxsk			80		ns
SI hold time (from SCK↑)	thskrx			80		ns
SO delay time from SCK↓	tosktx	R = 1 kΩ, C = 100 pF			210	ns

OTHER OPERATION (Ta = -10 to +70 °C, Vdd = +5 V \pm 10 %, Vss = 0 V)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
NMI high/low-level width	twnih, twnil		5		μs
INTP0 high/low-level width	twioн, twioL		8T		t cyk
INTP1 high/low-level width	twi1H, twi1L		8T		t cyk
INTP2 high/low-evel width	twi2H, twi2L		8T		t cyk
NTP3 high/low-level width	twiзн, twiзL		8T		t cyk
NTP4 high/low-level width	twi4H, twi4L		8T		t cyk
INTP5 high/low-level width	twish, twish		8T		t cyk
INTP6 high/low-level width	twich, twicl		8T		t cyk
RESET high/low-level width	twrsh, twrsl		5		μs
TI high/low-level width	twtih, twtil	In TM1 event counter mode	8T		t cyk



A/D CONVERTER CHARACTERISTICS(Ta = -10 to +70 $^{\circ}$ C, Vdd = +5 V \pm 10 %, Vss = AVss = 0 V, Vdd - 0.5 V \leq AVdd \leq Vdd)


D	0		L O and d'Clause	NAINI	TVD	NAA V	1.121
Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Resolution				10			bit
Total error Note 1		4.5 V ≤ AV _{REF} ≤ AV _{DD}				±0.4 %	%FSR
		3.4 V ≤ AVRE	F ≤ AVDD			±0.7	%FSR
Quantization error						±1/2	LSB
Conversion time	tconv			144			t cyk
Sampling time	t SAMP			24			t cyk
Zero scale error Note 1		$4.5 \text{ V} \leq \text{AV}_{\text{REF}} \leq \text{AV}_{\text{DD}}$ $3.4 \text{ V} \leq \text{AV}_{\text{REF}} \leq \text{AV}_{\text{DD}}$			±1.5	±2.5	LSB
					±1.5	±4.5	LSB
Full scale error Note 1		$4.5 \text{ V} \leq \text{AV}_{\text{REF}} \leq \text{AV}_{\text{DD}}$ $3.4 \text{ V} \leq \text{AV}_{\text{REF}} \leq \text{AV}_{\text{DD}}$			±1.5	±2.5	LSB
					±1.5	±4.5	LSB
Non-linear error Note 1		$4.5 \text{ V} \leq \text{AV}_{\text{REF}} \leq \text{AV}_{\text{DD}}$ $3.4 \text{ V} \leq \text{AV}_{\text{REF}} \leq \text{AV}_{\text{DD}}$			±1.5	±2.5	LSB
					±1.5	±4.5	LSB
Analog input voltage Note 2	VIAN			-0.3		AVDD	V
Reference voltage	AVREF			3.4		AVDD	V
AVREF current	Alref				1.0	3.0	mA
AV _{DD} supply current	Aldd				2.0	6.0	mA
A/D converter data retention current Alder			AVDDR = 2.5 V		2.0	10	μΑ
	STOP mode	AV _{DDR} = 5 V ±10 %		10	50	μΑ	

Notes 1. Quantization error excluded.


2. When $-0.3~V \le V_{IAN} \le 0~V$, the conversion result becomes 000H. When $0~V < V_{IAN} < AV_{REF}$, the conversion is performed at a resolution of 10 bits. When $AV_{REF} \le V_{IAN} \le AV_{DD}$, the conversion result is 3FFH.



Non-Consecutive Read Operation




Non-Consecutive Write Operation







Serial Operation



Interrupt Input Timing







Remarks n = 0 to 6



Reset Input Timing




TI Pin Input Timing





10. PACKAGE DRAWINGS


74 PIN PLASTIC QFP (□20)



NOTE

Each lead centerline is located within 0.20 mm (0.008 inch) of its true position (T.P.) at maximum material condition.

detail of lead end




ITEM	MILLIMETERS	INCHES
Α	23.2±0.4	0.913 ^{+0.017} _{-0.016}
В	20.0±0.2	0.787+0.009
С	20.0±0.2	$0.787^{+0.009}_{-0.008}$
D	23.2±0.4	0.913 ^{+0.017} _{-0.016}
F1	2.0	0.079
F ₂	1.0	0.039
G ₁	2.0	0.079
G ₂	1.0	0.039
Н	0.40±0.10	$0.016^{+0.004}_{-0.005}$
I	0.20	0.008
J	1.0 (T.P.)	0.039 (T.P.)
K	1.6±0.2	0.063±0.008
L	0.8±0.2	$0.031^{+0.009}_{-0.008}$
М	$0.15^{+0.10}_{-0.05}$	$0.006^{+0.004}_{-0.003}$
N	0.10	0.004
Р	3.7	0.146
Q	0.1±0.1	0.004±0.004
R	5°±5°	5°±5°
S	4.0 MAX.	0.158 MAX.
		\$74G L100-5B L3

S74GJ-100-5BJ-3



68 PIN PLASTIC QFJ (□950 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P68L-50A1-2

ITEM	MILLIMETERS	INCHES
А	25.2±0.2	0.992±0.008
В	24.20	0.953
С	24.20	0.953
D	25.2±0.2	0.992±0.008
Е	1.94±0.15	0.076+0.007
F	0.6	0.024
G	4.4±0.2	0.173+0.009
Н	2.8±0.2	0.110+0.009
1	0.9 MIN.	0.035 MIN.
J	3.4	0.134
K	1.27 (T.P.)	0.050 (T.P.)
М	0.40±1.0	0.016+0.004
N	0.12	0.005
Р	23.12±0.20	0.910+0.009
Q	0.15	0.006
Т	R 0.8	R 0.031
U	$0.20^{+0.10}_{-0.05}$	0.008 ^{+0.004} _{-0.002}



11. RECOMMENDED SOLDERING CONDITIONS

The μ PD78323 and 78324 should be soldered and mounted under the conditions recommended in the table below. For detail of recommended soldering conditions, refer to the information document **Semiconductor Device Mounting Technology Manual (IE1-1207)**.

For soldering methods and conditions other than those recommended below, contact our salesman.

Table 11-1. Soldering Conditions for Surface Mount Type

 μ PD78323GJ-5BJ : 74-pin plastic QFP (20 \times 20 mm) μ PD78324GJ- \times \times -5BJ : 74-pin plastic QFP (20 \times 20 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 230 °C, Time: 30 sec. max. (at 210 °C or above) Number of times: Once, Time limit: 7 days Note (thereafter 10 hours prebaking required at 125 °C)	IR30-107-1
VPS	Package peak temperature: 215 °C, Time: 40 sec. max. (at 200 °C or above) Number of times: Once, Time limit: 7 days Note (thereafter 10 hours prebaking required at 125 °C)	VP15-107-1
Pin part heating	Pin temperature: 300 °C max, Time: 3 sec. max. (Per side of the device)	

★ μ PD78323LP : 68-pin plastic QFJ (\Box 950 mil)

 \star µPD78324LP- $\times\times$: 68-pin plastic QFJ (\square 950 mil)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235 °C, Time: 30 sec. max. (at 210 °C or above) Number of times: twice or less, Time limit: 7 days Note (thereafter 36 hours prebaking required at 125 °C) <caution> (1) The second reflow should be started after the temperature of the device which would have been changed by the first reflow has returned to normal. (2) Please avoid flux water washing after the first reflow.</caution>	IR30-367-2
VPS	Package peak temperature: 215 °C, Time: 40 sec. max. (at 200 °C or above), Number of times: twice or less, Time limit: 7 days Note (thereafter 36 hours prebaking required at 125 °C) <caution> (1) The second reflow should be started after the temperature of the device which would have been changed by the first reflow has returned to normal. (2) Please avoid flux water washing after the first reflow.</caution>	VP15-367-2
Pin part heating	Pin temperature: 300 °C max., Time: 3 sec. max. (Per side of the device))	

Note For the storage period after dry-pack decompression, storage conditions are max. 25 °C, 65 % RH.

Caution Use more than one soldering method should be avoided (except in the case of pin part heating).

APPENDIX A. LIST OF 78K/III SERIES PRODUCTS (1/2)

	• 18/16-bit free runni	250 ns (at 16 8 bits 16 (including 8 21	64K	8 bits bytes	500 ns (at 12 N 8192 × 8 bits 256 × 12 (including 4 40 Multi-function pulse I/	
OM AM put ttput /O	39 Real-time pulse unit • 18/16-bit free runni	8 bits 16 (including 8 21	16384 × 8 bits 640 × 64K analog inputs)	8 bits bytes	8192 × 8 bits 256 × 12 (including 4 40 Multi-function pulse I/ • 16-bit presettable	analog inputs) analog inputs) 24
put tput /O	39 Real-time pulse unit • 18/16-bit free runni	16 (including 8 21 ing timer × 1	640 × 64K analog inputs)	8 bits bytes	12 (including 4 40 Multi-function pulse I/ • 16-bit presettable	4 analog inputs) 1 24
put tput /O	39 Real-time pulse unit • 18/16-bit free runni	16 (including 8 21 ing timer × 1	64K analog inputs)	bytes	12 (including 4 40 Multi-function pulse I/ • 16-bit presettable	analog inputs) 1 24 O unit
tput /O	Real-time pulse unit • 18/16-bit free runni	21 ing timer × 1	analog inputs)		40 Multi-function pulse I/ • 16-bit presettable	1 24 /O unit
tput /O	Real-time pulse unit • 18/16-bit free runni	21 ing timer × 1	- I	21	40 Multi-function pulse I/ • 16-bit presettable	1 24 /O unit
/O F	Real-time pulse unit • 18/16-bit free runni	ing timer $ imes$ 1	39	21	40 Multi-function pulse I/ • 16-bit presettable	24 O unit
F	Real-time pulse unit • 18/16-bit free runni	ing timer $ imes$ 1	39	21	Multi-function pulse I/ • 16-bit presettable	O unit
	• 18/16-bit free runni	0			16-bit presettable	
	Real-time pulse unit • 18/16-bit free running timer × 1 • 16-bit timer/event counter × 1 • 16-bit compare register × 6 • 18-bit capture register × 4 • 18-bit capture/compare register × 2 • Real-time output port × 8 mode) function available				16-bit presettable up-/down-counter	
•	Dedicated on-chip baud rate generator UART1 channel SBI 3-wire serial I/O			8 bits (full-duplex transmission/ reception) Dedicated on-chip baud rate generator 2 transfer modes (asynchronous mode, I/O interface mode)		
E	Eight 10-bit resolution	inputs			Four 8-bit resolution in	nputs
	8 external, 14 internal (shared with external 2) 3-level programmable priority order			4 external, 13 internal 8-level programmable priority order		
Serial communication interface • Dedicated on-chip baud rate generator • UART1 channel • SBI • 3-wire serial I/O A/D converter Eight 10-bit resolution inputs • 8 external, 14 internal (shared with external 2) • 3-level programmable priority order		mode) function available Counter start function external trigger available • Dedicated on-chip baud rate generator • UART1 channel • SBI • 3-wire serial I/O Eight 10-bit resolution inputs mode) function available • 8 bits (full-duplex transfer available reception) • Dedicated on-chip because on the process of t				

LIST OF 78K/III SERIES PRODUCTS (2/2)

	μPD78324	μPD78323	μPD78322	μPD78320	μPD78312A	μPD78310A
Test source	Internal : 1			_	_	
Instruction set	Instructions for μPD78	8312 and 78310 signific	Following instruction μPD78312 and 783 • MOVW rp1, ladd • MOVW laddr16,	10 dr16 instruction		
	On-chip watchdog timer Standby function (STOP/HALT)					
Others		_	20-bit time base counter Pseudo static RAM refresh function			
Package	68-pin plastic QFJ (I 74-pin plastic QFP (I	• /4-pin plastic (JFP (20 × 20 mm)			64-pin plastic shur64-pin plastic QFP64-pin plastic QUII68-pin plastic QFJ	(14 × 20 mm)



APPENDIX B. TOOLS

B.1 DEVELOPMENT TOOLS

The following development tools are available for system development using the $\mu PD78324$.

Language Processor

78K/III series relocatable assembler (RA78K/III)	Refers to the relocatable assembler which can be used commonly for the 78K/III series. Equipped with the macro function, the relocatable assembler is aimed at improved development efficiency. The assembler is also accompanied by the structured assembler which can describe the program control structure explicitly, thus making it possible to improve the productivity and the maintainability of the program.				
	Host machine	OS	Supply medium	Part number	
			3.5-inch 2HD	μS5A13RA78K3	
	PC-9800 series	MS-DOS™	5-inch 2HD	μS5A10RA78K3	
	IBM PC/AT™ and	DO DOOT!!	3.5-inch 2HC	μS7B13RA78K3	
	its compatible machine	PC DOS™	5-inch 2HC	μS7B10RA78K3	
	HP9000 series 700™	HP-UX™	DAT	μS3P16RA78K3	
	SPARCstation™	SunOS™	Cartridge tape	μS3K15RA78K3	
	NEWS™	NEWS-OS™	(QIC-24)	μS3R15RA78K3	
78K/III series C compiler (CC78K/III)	Refers to the C compiler which can be commonly used in the 78K/III series. This compiler is a program converting the programs written in the C language to thos object codes which are executable by microcontrollers. When using this compile 78K/III series relocatable assembler (RA78K/III) is required.				
	Hartman			Part number	
	Host machine	os	Supply medium	Part number	
	PC-9800 series	MS-DOS	3.5-inch 2HD	μS5A13CC78K3	
	PC-9800 series	M2-D02	5-inch 2HD	μS5A10CC78K3	
	IBM PC/AT and its	PC DOS	3.5-inch 2HC	μS7B13CC78K3	
	compatible machine	PC DOS	5-inch 2HC	μS7B10CC78K3	
	HP9000 series 700	HP-UX	DAT	μS3P16CC78K3	
	SPARCstation	SunOS	Cartridge tape	μS3K15CC78K3	
	NEWS	NEWS-OS	(QIC-24)	μS3R15CC78K3	

Remark Relocatable assembler and C compiler operations are assured only on the host machine and the OS above.



PROM Writing Tools

	PG-1500	This PROM programmer allows programming, in standalone mode or via operation from a host computer, of a singlechip microcontroller with on-chip PROM by connection of the board provided and a separately available programmer adapter. It can program typical 256K-bit to 4M-bit PROMs.				
Hardware	UNISITE 2900	PROM programmer made by Data I/O Japan Corporation.				
, and and	PA-78P324GJ PA-78P324KC PA-78P324KD PA-78P324LP	PROM programmer adapters for writing programs to the μ PD78P324 with a general PROM programmer such as the PG-1500. PA-78P324GJ For μ PD78P324GJ PA-78P324KC For μ PD78P324KC PA-78P324KD For μ PD78P324KD PA-78P324LP For μ PD78P324LP				
		Connects PG-1500 and host machine via a serial and parallel interface, and controls the PG-1500 on the host machine.				
		Host Machine			Ordering Code	
		Tiost Maciline	os	Supply Medium	(Product Name)	
Software	PG-1500 controller	DC 0000	MC DOC	3.5-inch 2HD	μS5A13PG1500	
		PC-9800 series	MS-DOS	5-inch 2HD	μS5A10PG1500	
		IBM PC/AT and its	PC DOS	3.5-inch 2HC	μS7B13PG1500	
		compatible machine	PC DO2	5-inch 2HC	μS7B10PG1500	

Remark Operation of the PG-1500 controller is guaranteed only on the host machines and operating systems quoted above.

80



Debugging Tools

	IE-78327-R IE-78320-R ^{Note}	These are the in-circuit emulators which can be used for the development and debugging of application systems. Debugging is performed by connecting them to a host machine. The IE-78327-R can be used commonly for both the μ PD78322 subseries and the μ PD78328 subseries. The IE-78320-R can be used for the μ PD78322 subseries.				
	EP-78320GJ-R EP-78320L-R	These are the emulati target system. EP-78320GJ-R: for 74 EP-78320L-R: for 68-	l-pin plastic QFP	ecting the IE-78327-R o	r IE-78320-R to a	
Hardware				27-R from a host machin nore efficient debugging		
	IE-78327-R	Host machine	os	Supply medium	Part number	
	control program (IE controller)	PC-9800 series	MS-DOS	3.5-inch 2HD	μS5A13IE78327	
	(ie controller)			5-inch 2HD	μS5A10IE78327	
		IBM PC/AT and its compatible machine	PC DOS	3.5-inch 2HC	μS7B13IE78327	
		compatible machine	FC DO3	5-inch 2HC	μS7B10IE78327	
				20-R from a host machin		
Software	IE-78320-R	Host machine	os	Supply medium	Part number	
Software	control program ^{Note} (IE controller)	PC-9800 series	MS-DOS	3.5-inch 2HD	μS5A13IE78320	
		FC-9000 series	INIO-DO2	5-inch 2HD	μS5A10IE78320	
		IBM PC/AT and its compatible machine	PC DOS	5-inch 2HC	μS7B10IE78320	

Remarks 1. The operation of each software is assured only on the host machine and the OS above.

2. μPD78322 subseries: μPD78320, 78322, 78P322, 78323, 78324, 78P324, 78320(A), 78320(A1),


78320(A2), 78322(A), 78322(A1), 78322(A2), 78323(A), 78323(A1), 78323(A2),

 $78324(A),\ 78324(A1),\ 78324(A2),\ 78P324(A),\ 78P324(A1),\ 78P324(A2)$

 μ PD78328 subseries: μ PD78327, 78328, 78P328, 78327(A), 78328(A)

Note The existing product IE-78320-R is a maintenance product. If you are going to newly purchase an in-circuit emulator, please use the alternative product IE-78327-R.

81



Note The socket is supplied with the emulation probe.

- **Remarks** 1. It is also possible to use the host machine and the PG-1500 by connecting them directly by the RS-232-C.
 - 2. In the diagram above, representative software supply media and 3.5-inch FDs.



B.2 EVALUATION TOOLS

To evaluate the functions of the $\mu PD78324$, the following tools are made available.

Part Number	Host Machine	Function	
EB-78320-98	PC-9800 series	By connecting to a host machine, it is possible to evaluate the functions equipped by the μ PD78324 in a simple manner. The command system of this product basically conforms to that of IE-78327-R and IE-78320-R. Therefore,	
EB-78320-PC	IBM PC/AT or its compatible machine	it is easy to move to the development work of application systems by IE-78327-R or IE-78320-R. In addition a turbo access manager (µPD71P301) Note can be mounted on the board.	

Note The turbo access manager (μ PD71P301) is a maintenance product.

Cautions 1. This product is not a development tool of μ PD78324 application systems.

2. This product is not equipped with the emulation function for executing the ROM incorporated in the μ PD78324.

B.3 EMBEDDED SOFTWARE

The following embedded software programs are available to perform program development and maintenance more efficiently.

Eeal-time OS

Real-time OS (RX78K/III)	The RX78K/III is designed to provide a multi-task environment in the field of control application where real-time operation is required. By using this real-time OS, the performance of the whole system can be improved by allocating CPU's idle time to other processings. The RX78K/III provides the system call based on the µITRON specifications. The RX78K/III package provides tools (configurators) for creating RX78K/III's nucleu and multiple information table.				
	Host machine OS Supply medium		Part number		
		MS-DOS	3.5-inch 2HD	μS5A13RX78320	
	PC-9800 series		5-inch 2HD	μS5A10RX78320	
	IBM PC/AT and its	PC DOS	3.5-inch 2HC	μS7B13RX78320	
	compatible machine	FC DOS	5-inch 2HC	μS7B10RX78320	

Caution To purchase the operating system above, you need to fill in a purchase application form beforehand and sign a contract allowing you to use the software.

Remark When using the real-time OS RX78K/III, you need the assembler package RA78K/III (optional) as well.



Fuzzy Inference Development Support System

	This program supports inputting/editing/evaluating (through simulation) of the fuzzy knowledge data (fuzzy rules and membership functions).				
	Host machine			Oursell and discour	Part number
Fuzzy knowledge data creation		()S	Supply medium	
tools (FE9000, FE9200)	PC-9800 series	MS-DO	s	3.5-inch 2HD	μS5A13FE9000
	1 0 0000 001100			5-inch 2HD	μS5A10FE9000
	IBM PC/AT and its	PC DOS	Winsows™	3.5-inch 2HC	μS7B13FE9200
	compatible machine	1000	1111100110	5-inch 2HC	μS7B10FE9200
	This program converts creation tools to an as			ge data obtained with for gram for RA78K/III.	uzzy knowledge data
Translator (FT78K3) ^{Note}	Lloot machine				Dort number
	Host machine	C	S	Supply medium	Part number
	PC-9800 series	MS-DO	9	3.5-inch 2HD	μS5A13FT78K3
	PC-9800 series	W3-D03		5-inch 2HD	μS5A10FT78K3
	IBM PC/AT and its	PC DOS		3.5-inch 2HC	μS7B13FT78K3
	compatible machine			5-inch 2HC	μS7B10FT78K3
	This program executes fuzzy inference. Fuzzy inference is executed by being linked to the fuzzy knowledge data converted by the translator.				
	Host machine			Part number	
Fuzzy informac module	Host machine	C	S	Supply medium	Part number
Fuzzy inference module (FI78K/III) ^{Note}	DC 0800 parios	MS-DOS		3.5-inch 2HD	μS5A13FI78K3
	PC-9800 series			5-inch 2HD	μS5A10FI78K3
	IBM PC/AT and its	PC DOS		3.5-inch 2HC	μS7B13FI78K3
	compatible machine			5-inch 2HC	μS7B10FI78K3
		This is a support software program for evaluating and adjusting the data at a hardware level by using the in-circuit emulator.			
					B
Fuzzy inference debugger	Host machine	C	S	Supply medium	Part number
(FD78K/III)	DC 0800 series	Me Do		3.5-inch 2HD	μS5A13FD78K3
	PC-9800 series	MS-DO	.	5-inch 2HD	μS5A10FD78K3
	IIBM PC/AT and its	PC DOS		3.5-inch 2HC	μS7B13FD78K3
	compatible machine	PC DOS	· · · · · · · · · · · · · · · · · · ·	5-inch 2HC	μS7B10FD78K3

Note Under development

84



NOTES FOR CMOS DEVICES-

(1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.



The export of these products from Japan is regulated by the Japanese government. The export of some or all of these products may be prohibited without governmental license. To export or re-export some or all of these products from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

License not needed : μ PD78323 The customer must judge the need for license : μ PD78324

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices in "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.

Anti-radioactive design is not implemented in this product.

M4 94.11

MS-DOS and Windows are trademarks of Microsoft Corporation.

PC/AT and PC DOS are trademarks of IBM Corporation.

HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

SunOS is a trademark of Sun Microsystems, Inc.

NEWS and NEWS-OS are trademarks of Sony Corporation.

TRON is an abbreviation of The Realtime Operating system Nucleus.

ITRON is an abbreviation of Industrial TRON.