TENTATIVE

TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

4-MBIT (512K × 8 BITS / 256K × 16 BITS) CMOS FLASH MEMORY

DESCRIPTION

The TC58FVT400/B400 is a 4,194,304 - bit, 3.0-V read-only electrically erasable and programmable flash memory organized as 524,288 words \times 8 bits or as 262,144 words \times 16 bits. The TC58FVT400/B400 features commands for Read, Program and Erase operations to allow easy interfacing with microprocessors. The commands are based on the JEDEC standard. The Program and Erase operations are automatically executed in the chip. The device has Chip, Block and Multi-Block Erase capability.

The TC58FVT400/B400 is available in either a 44-pin plastic SOP, a 48-pin TSOP package to suit a

variety of design applications.

FEATURES

• Power Supply $V_{DD} = 2.7 \text{ V}$ to 3.6 V

Organization $512K \times 8$ bits / $256K \times 16$ bits

Modes

Auto Program, Auto Chip Erase Auto Block Erase, Auto Multiple Block Erase Erase Suspend/Resume, Block Protection

Data Polling/Toggle Bit

Block Erase Architecture $1 \times 16 \text{ Kbytes} / 2 \times 8 \text{ Kbytes} / 1 \times 32 \text{ Kbytes} / 7 \times 64 \text{ Kbytes}$

Boot Block Architecture TC58FVT400F/FT — Top Boot Block TC58FVB400F/FT — Bottom Boot Block

Mode Control

Compatible with JEDEC standard commands

Erase/Program Cycles 10⁵ Cycles typ. Access Time

 $85\,\mathrm{ns}$ $(V_{DD} = 3.0 \text{ V to } 3.6 \text{ V})$ 100 ns / 120 ns (V_{DD} = 2.7 V to 3.0 V)

Power Dissipation

 $250 \mu A$ (Standby TTL level) (Standby CMOS level) $10 \mu A$ 30 mA (Read operation)

40 mA (Program / Erase Operations)

Package

TC58FVT400F/B400F : SOP44 - P - 600 - 1.27

(Weight: 0.53 g typ.)

PIN ASSIGNMENT (TOP VIEW)

NC 1	A15
--------	-----


PIN NAMES

A0 to A17	Address Input		
DQ0 to DQ14	Data Input/Output		
DQ15/A-1	Output (Input) / Address Input		
CE	Chip Enable Input		
ŌĒ	Output Enable Input		
BYTE	Word/Byte Select Input		
WE	Write Enable Input		
RDY/BSY	Ready/Busy Output		
RESET	Hardware Reset Input		
NC	No Connection		
V_{DD}	Power Supply		
V_{SS}	Ground		

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to foreign exchange and foreign trade control laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.

BLOCK DIAGRAM



MODE SELECTION

									BYTE MODE	WORD MODE
MODE	CE	ŌĒ	WE	Α9	A6	A1	Α0	RESET	DQ0 to DQ7 1)	DQ0 to DQ15
Read	L	L	Н	Α9	A6	A1	A0	Н	Dout	Dout
ID Read (Manufacturer Code)	L	L	Н	V _{ID}	L	L	L	Н	Code	Code
ID Read (Device Code)	L	L	Н	V _{ID}	L	L	Н	Н	Code	Code
Standby	Н	*	*	*	*	*	*	Н	High-Z	High-Z
Output Disable	*	Н	Н	*	*	*	*	*	High-Z	High-Z
Write	L	Н	L	Α9	A6	A1	Α0	Н	Din	Din
Block Protect	L	V _{ID}	L	V _{ID}	L	Н	L	Н	*	*
Verify Block Protect	L	L	Н	V _{ID}	L	Н	L	Н	Code	Code
Temporary Block Unprotect	*	*	*	*	*	*	*	V _{ID}	*	*
Hardware Reset/Standby	*	*	*	*	*	*	*	L	High-Z	High-Z

Notes: \star : V_{IH} or V_{IL}

1) DQ8 to DQ15 are High-Z in Byte mode.

ID CODE TABLE

C	ODE TYPE	A17 to A12	A6	A1	Α0	CODE (HEX) 1)
Manufacturer Code		*	V_{IL}	V _{IL}	V_{IL}	00 98 H
Device TC58FVT400		*	V_{IL}	V _{IL}	V_{IH}	0CDH
Code	TC58FVB400	*	V _{IL}	V _{IL}	V _{IH}	004CH
Verify	Verify Block Protect		V _{IL}	V _{IH}	V _{IL}	Data ³⁾

Notes: *: V_{IH} or V_{IL}

1) DQ8 to DQ15 are High-Z in Byte mode

2) BA: Block Address

3) 0001H – Protected Block 0000H – Unprotected Block $\overline{\text{BYTE}} = \text{V}_{\text{IL}}$: Byte mode $\overline{\text{BYTE}} = \text{V}_{\text{IH}}$: Word mode

COMMAND DEFINITIONS

	COMMAND SEQUENCE		FIRST I		SECOND BUS WRITE CYCLE		THIRD BUS WRITE CYCLE		FOURTH BUS READ/WRITE CYCLE		FIFTH BUS WRITE CYCLE			SIXTH BUS WRITE CYCLE	
320211		CYCLES REQ'D	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	
Read/Reset		1	ххххн	F0H											
Read/Reset	Word	3	5555H	ААН	2AAAH	55H	5555H	F0H	RA 1)	RD ²⁾					
	Byte		ААААН		5555H		ААААН								
Verify Block	Word	3	5555H	AAH	2AAAH	55H	5555H	90H	IA 3)	ID 4)					
	Byte		ААААН		5555H		ААААН								
Auto	Word	4	5555H	AAH	2AAAH	55H	5555H	A0H	PA ⁵⁾	PD ⁶⁾					
Program	Byte		ААААН		5555H		ААААН								
Auto	Word	6	5555H	AAH	2AAAH	55H	5555H	8 0H	5555H	AAH	2AAAH	55H	5555H	10H	
Chip Erase	Byte		ААААН		5555H		ААААН		ААААН		5555H		ААААН		
Auto	Word	6	5555H	ААН	2AAAH	55H	5555H	8 0H	5555H	AAH	2AAAH	55H	BA 7)	30H	
Block Erase	Byte		ААААН		5555H		ААААН		ААААН		5555H				
Block	Word	6	5555H	ААН	2AAAH	55H	5555H	9AH	5555H	AAH	2AAAH	55H	5555H	9AH	
Protect	Byte		ААААН		5555H		ААААН		ААААН		5555H		ААААН		
Block Erase Su	Block Erase Suspend Addr: V _{IH}			ddr: V _{IH} or V _{IL} , Data: B0H											
Block Erase Re	Block Erase Resume			Addr: V _{IH} or V _{IL} , Data: 30H											

Notes: The system should generate the following address patterns:

Word mode: 5555H or 2AAAH to addresses A14 to A0

Byte mode: AAAAH or 5555H to addresses A14 to A-1

0098H - Manufacturer Code 00CDH - Device Code (TC58FV

Byte mode: AAAAH or 5555H to addresses A14 to A-1 00CDH - Device Code (TC58FVT400)

DQ8 to DQ15 are ignored in Word mode. 004CH - Device Code (TC58FVB400)

4) ID : ID Data

1) RA : Read Address 0001H - Protected Block 0000H - Unprotected Block

2) RD : Read Data 5) PA : Program Address

3) IA : ID Address (A6, A1, A0)

00H = Manufacturer Code

01H = Device Code

7) BA : Block Address

02H = Verify Block Protect (A17 to A12 = Block Address)

Addresses are A17 : A1 in Byte mode ($\overline{BYTE} = V_{IL}$) Addresses are A17 : A0 in Word mode ($\overline{BYTE} = V_{IH}$)

HARDWARE STATUS FLAGS

	STATUS			DQ5	DQ3	RDY/BSY
In Progress	Auto Programming	DQ7	Toggle	0	0	0
	Auto Erase (Erase Hold Time)	0	Toggle	0	0	0
	Auto Erase	0	Toggle	0	1	0
Time Limits	Auto Programming	DQ7	Toggle	1	1	0
Exceeded	Auto Erase	0	Toggle	1	1	0

Notes: 1. DQ outputs cell data and RDY/BSY outputs 1 when the operation has completed.

2. DQ0, DQ1 and DQ2 pins are reserved for future use.

3. DQ8 to DQ15 : Output 0 or 1 in Word mode.

4. DQ0 to DQ2 and DQ4: Output 0.

BLOCK ERASE ADDRESS TABLES

TC58FVT400 (Top Boot Block)

DI OCK #	A 1.7	A 1 C	A 1 F	A 1 4	A 12	A 12	вүте мо	DE	WORD MC	DDE
BLOCK #	A17	A16	A15	A14	A13	A12	ADDRESS RANGE	SIZE	ADDRESS RANGE	SIZE
BA0	٦	L	L	*	*	*	00000h to 0FFFFh	64 K byte	00000h to 07FFFh	32 K word
BA1	L	L	Н	*	*	*	10000h to 1FFFFh	64 K byte	08000h to 0FFFFh	32 K word
BA2	٦	Н	L	*	*	*	20000h to 2FFFFh	64 K byte	10000h to 17FFFh	32 K word
BA3	٦	Н	Н	*	*	*	30000h to 3FFFFh	64 K byte	18000h to 1FFFFh	32 K word
BA4	Н	L	L	*	*	*	40000h to 4FFFFh	64 K byte	20000h to 27FFFh	32 K word
BA5	Н	L	Н	*	*	*	50000h to 5FFFFh	64 K byte	28000h to 2FFFFh	32 K word
BA6	Н	Н	L	*	*	*	60000h to 6FFFFh	64 K byte	30000h to 37FFFh	32 K word
BA7	Н	Н	Н	L	*	*	70000h to 77FFFh	32 K byte	38000h to 3BFFFh	16 K word
BA8	Н	Н	Н	Н	L	L	78000h to 79FFFh	8 K byte	3C000h to 3CFFFh	4 K word
BA9	Н	Н	Н	Н	L	Н	7A000h to 7BFFFh	8 K byte	3D000h to 3DFFFh	4 K word
BA10	Н	Н	Н	Н	Н	*	7C000h to 7FFFFh	16 K byte	3E000h to 3FFFFh	8 K word

* : V_{IH} or V_{IL}

TC58FVB400 (Bottom Boot Block)

DI OGIC II	447	446	4.45		4.42	442	BYTE MO	DE	WORD MC	DDE
BLOCK #	A17	A16	A15	A14	A13	A12	ADDRESS RANGE	SIZE	ADDRESS RANGE	SIZE
BA0	L	L	L	L	L	*	00000h to 03FFFh	16 K byte	00000h to 01FFFh	8 K word
BA1	L	L	L	L	Н	L	04000h to 05FFFh	8 K byte	02000h to 02FFFh	4 K word
BA2	L	L	L	L	Н	Н	06000h to 07FFFh	8 K byte	03000h to 03FFFh	4 K word
BA3	L	L	L	Н	*	*	08000h to 0FFFFh	32 K byte	04000h to 07FFFh	16 K word
BA4	L	L	Н	*	*	*	10000h to 1FFFFh	64 K byte	08000h to 0FFFFh	32 K word
BA5	L	Н	L	*	*	*	20000h to 2FFFFh	64 K byte	10000h to 17FFFh	32 K word
BA6	L	Н	Н	*	*	*	30000h to 3FFFFh	64 K byte	18000h to 1FFFFh	32 K word
BA7	Н	L	L	*	*	*	40000h to 4FFFFh	64 K byte	20000h to 27FFFh	32 K word
BA8	Н	L	Н	*	*	*	50000h to 5FFFFh	64 K byte	28000h to 2FFFFh	32 K word
BA9	Н	Н	L	*	*	*	60000h to 6FFFFh	64 K byte	30000h to 37FFFh	32 K word
BA10	Н	Н	Н	*	*	*	70000h to 7FFFFh	64 K byte	38000h to 3FFFFh	32 K word

* : V_{IH} or V_{IL}

The Addresses are A17 : A-1 in Byte Mode $(\overline{BYTE} = V_{IL})$ The Addresses are A17 : A0 in Word Mode $(\overline{BYTE} = V_{IH})$

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RANGE	UNIT
V _{DD}	V _{DD} Supply Voltage	-0.6 to 4.6	V
V _{IN}	Input Voltage	$-0.6 \text{ to V}_{DD} + 0.5 (\le 4.6)$	V
V_{DQ}	Input/Output Voltage	$-0.6 \text{ to V}_{DD} + 0.5 (\le 4.6)$	٧
P _D	Power Dissipation	0.6	W
T _{SOLDER}	Soldering Temperature (10 s)	260	°C
T _{STG}	Storage Temperature	–55 to 150	°C
T _{OPR}	Operating Temperature	-40 to 85	°C
N _{EW}	Erase / Program Cycling Capability	100,000	Cycles
V _{IDH}	Maximum Input Voltage 1)	13.0	V
I _{OSHORT}	Output Short Circuit Current 2)	100	mA

- 1) V_{IDH} supply for more than 10 seconds is not recommended. The device could be damaged.
- Outputs should be shorted for no more than one second. No more than one output should be shorted at a time.

CAPACITANCE (Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	CONDITION	TYP.	MAX	UNIT
C _{IN}	Input Pin Capacitance	V _{IN} = 0 V	4	8	РF
c out	Output Pin Capacitance	V _{OUT} = 0 V	10	12	РF
C _{IN2}	Control Pin Capacitance	V _{IN} = 0 V	8	10	₽F

This parameter is periodically sampled and is not tested for every device.

RECOMMENDED DC OPERATING CONDITIONS (Ta = -40 to 85°C)

SYMBOL	PARAMETER	MIN	MAX	UNIT
V _{DD}	V _{DD} Supply Voltage	2.7	3.6	
V _{IH}	Input High Level Voltage	0.7 V _{DD}	V _{DD} + 0.5	v
V _{IL}	Input Low Level Voltage	-0.3 ¹⁾	0.8	v
V _{ID}	Voltage for ID Read and Block Protect 2)	11.4	12.6	

- 1) -2 V (pulse width of 20 ns Max)
- 2) V_{IDH} supply for more than 10 seconds is not recommended. The device could be damaged.

<u>DC CHARACTERISTICS</u> (Ta = -40 to 85° C, V_{DD} = 2.7 to 3.6 V)

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT	
ILI	Input Leakage Current	$0 V \leq V_{IN} \leq V_{DD}$	_	± 1		
I _{LO}	Output Leakage Current	$0 V \leq V_{OUT} \leq V_{DD}$	-	± 1	μ Α	
V _{OH1}	Output High Voltage (TTL)	I _{OH} = -0.4 mA	2.4	_		
.,	Output High Valtage (CN/OC)	I _{OH} = -0.1 mA	V _{DD} - 0.4	_		
V _{OH2}	Output High Voltage (CMOS)	I _{OH} = -2.5 mA	0.85 × V _{DD}	-	V	
V _{OL}	Output Low Voltage	I _{OL} = 4.0 mA	-	0.4		
I _{DDO1}	V _{DD} Average Read Current	$V_{IN} = V_{IH} / V_{IL}$, $I_{OUT} = 0 \text{ mA}$ $CYCLE = t_{RC} \text{ (min)}$	-	30		
I _{DDO2}	V _{DD} Average Program Current	V _{IN} = V _{IH} / V _{IL} , I _{OUT} = 0 mA	_	40	mA	
I _{DDO3}	V _{DD} Average Erase Current	V _{IN} = V _{IH} / V _{IL} , I _{OUT} = 0 mA	-	40		
I _{DDS1}	V _{DD} Standby Current (TTL)	$\overline{CE} = \overline{RESET} = V_{IH} \text{ or } \overline{RESET} = V_{IL}$	-	250		
I _{DDS2}	V _{DD} Standby Current (CMOS)	$\overline{CE} = \overline{RESET} = V_{DD} \pm 0.2 V$ or $\overline{RESET} = V_{SS} \pm 0.2 V$	-	10	μΑ	
I _{ID}	High Voltage Input Current	$11.4 \text{ V} \leq \text{ V}_{\text{ID}} \leq 12.6 ^{-1}$	_	200		
V _{LKO}	Low V _{DD} Lock-out Voltage	-	_	2.5	V	

¹⁾ Less than 10 seconds

AC TEST CONDITIONS

PARAMETER	CONDITION			
Input Pulse Level	2.4 V / 0.4 V			
Input Pulse Rise and Fall Time (10% to 90%)	5 ns			
Timing Measurement Reference Level (Input)	1.5 V / 1.5 V			
Timing Measurement Reference Level (Output)	1.5 V / 1.5 V			
Output Load	C _L (100 pF) + 1 TTL Gate			

AC CHARACTERISTICS AND OPERATING CONDITIONS

avana.	PARAMETER	-85		-10 -12			2	
		Ta = -40 to 85 °C						1
SYMBOL		$V_{DD} = 3.0$) to 3.6 V	V _{DD} = 2.7 to 3.6 V				UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{RC}	Read Cycle Time	85	-	100	_	120	-	ns
t _{ACC}	Address Access Time	-	85	1	100	_	120	ns
t _{CE}	CE Access Time	_	85	-	100	-	120	ns
t _{OE}	OE Access Time	_	35	_	40	_	50	ns
t _{CEE}	CE to Output Low-Z	0	-	0	_	0	_	ns
t _{OEE}	OE to Output Low-Z	0	-	0	-	0	_	ns
t _{OEH}	OE Hold Time (Read)	0	-	0	_	0	-	ns
t_{OH}	Output Data Hold Time	0	-	0	-	0	-	ns
t _{DF1}	CE to Output High-Z	-	30	ı	30	_	30	ns
t _{DF2}	OE to Output High-Z	-	30	ı	30	-	30	ns
t _{CMD}	Command Write Cycle Time	85	-	100	_	120	ı	ns
t _{AS}	Address Setup Time	0	-	0	-	0	-	ns
t _{AH}	Address Hold Time	45	-	50	_	50	_	ns
t _{DS}	Data Setup Time	45	_	50	_	60	_	ns
t _{DH}	Data Hold Time	0	_	0	_	0	_	ns
t _{WELH}	WE Low Level Hold Time *	45	-	50	_	50	-	ns
t _{WEHH}	WE High Level Hold Time *	20	_	20	_	20	-	ns
t _{CES}	CE Setup Time to WE Active *	0	_	0	_	0	_	ns
t _{CEH}	CE Hold Time from WE High Level *	0	_	0	_	0	-	ns
t _{OES}	OE Setup to WE Active	0	_	0	_	0	-	ns
t _{OEHP}	OE Hold Time (Toggle/Data Polling)	10	_	10	_	10	_	ns
t _{OEHT}	OE High Level Hold Time (Toggle)	20	_	20	_	20	_	ns
t _{PPW}	Auto Program Time	16 **	_	16 **	_	16 **	_	μS
t _{PCEW}	Auto Chip Erase Time	15 **	_	15 **	_	15 **	_	s
t _{PBEW}	Auto Block Erase Time	1.5 **	_	1.5 **	_	1.5 **	_	s
t _{VDS}	V _{DD} Setup Time	500	-	500	_	500	_	μS
t _{BUSY}	Program / Erase Valid to RDY / BSY Delay	35	_	40	_	50	_	ns
t _{RP}	RESET Low Level Hold Time	500	_	500	_	500	_	ns
t _{READY}	RESET Low Level to Read Mode	-	20	_	20	_	20	μS
t _{RB}	RDY/BSY Recovery Time	0	_	0	_	0	_	ns
t _{RH}	RESET Recovery Time	500	_	500	_	500	_	ns
t _{CEBTS}	CE Setup time BYTE Transition	5	_	5	_	5	_	ns
t _{BTD}	BYTE to Output High-Z	_	30	-	30	_	30	ns
t _{VPT}	V _{ID} Transition Time	4	_	4	_	4	_	μS
t _{VPS}	V _{ID} Setup Time	4	_	4	_	4	_	μS
t _{VPH}	OE Hold Time (Block Protect)	8	_	8	_	8	_	μS
t _{PPLH}	WE Low Level Hold Time (Block Protect)	100	_	100	_	100	_	μS
t _{PAS}	Protect Address Setup Time	0	_	0	_	0	_	ns
t _{PAH}	Protect Address Hold Time	0	_	0	_	0	_	ns
t _{CESP}	CE Setup Time (Block Protect)	4	_	4	_	4	_	μS
	CE Hold Time (Block Protect)	8	_	8	_	8	_	μS
t _{CEHP}	CE HOW TIME (DIOCK FIOLECT)		_	J		l 0	_	μ 5

* : WE Control ** : Typ.

OPERATING MODES

READ MODE

When the device is set to Read mode, it acts as an asynchronous ROM with an access time of 85/100/120 ns. The device is set to Read mode at power-on or when an Auto-Program/Erase operation completes. A software or hardware reset is necessary to return the device to Read mode when an Auto Program/Erase operation fails.

STANDBY MODE

There are two methods of entering Standby mode: the first involves using both \overline{CE} and \overline{RESET} and the second using only \overline{RESET} .

The first method involves using $\overline{\text{CE}}$ and $\overline{\text{RESET}}$ for mode control. If $V_{DD} \pm 0.2~V$ (CMOS level) is applied to $\overline{\text{CE}}$ and $\overline{\text{RESET}}$ when the device is operating in Read mode, the current is reduced below 10 μ A. Similarly, if V_{IH} (TTL level) is applied to $\overline{\text{CE}}$ and $\overline{\text{RESET}}$, the current is reduced below 250 μ A. When using $\overline{\text{CE}}$ for control, make sure that the device is operating in Read mode; otherwise, it is not possible to enter Standby mode.

The second method involves using only \overline{RESET} for mode control. IF $V_{SS}\pm0.2$ V (CMOS level) is applied to \overline{RESET} when the device is operating in Read mode, the current is reduced below 10 μ A. Similarly, if V_{IL} (TTL level) is applied to \overline{RESET} , the current is reduced below 250 μ A. The difference the control method using \overline{CE} described above, is that if V_{IL} is applied to \overline{RESET} when the device is operating in any mode other than Read mode, it enters Standby mode after stopping the operating which is currently being executed. This is a hardware reset and is described later.

In standby mode, DQ is put in high-impedance state.

COMMAND WRITE

The TC58FVT400/B400 utilizes the JEDEC command control standard for a single power supply E^2PROM. A command is executed by inputting an address and data into the Command register. The command is entered by a \overline{WE} Control Write (\overline{WE} pulse with $\overline{CE} = V_{IL}$ and $\overline{OE} = V_{IH}$) or a \overline{CE} Control Write (\overline{CE} pulse with $\overline{WE} = V_{IL}$ and $\overline{OE} = V_{IH}$). The address is latched on the falling edge of either \overline{WE} or \overline{CE} . I/O0 to 7 are valid for data input and I/O8 to 15 are ignored.

A command is when the Reset command is input. The device then enters Read Mode. When an undefined command is input, the Command register is reset and the device enters Read mode.

RESET (Software Reset)

The device does not enter Read mode automatically when a command such as Auto Program/Erase or ID Read is not correctly executed (for example, if Program or Erase fails). The Reset or Read Command is necessary to return the device to Read mode. The Reset and Read commands must also be used to reset the Command register.

RESET (Hardware Reset)

A hardware reset is used for aborting Auto mode operations such as Auto Program/Erase and for resetting the operation mode. The device enters Read mode 20 μ s after a 500-ns Low level input pulse to the $\overline{\text{RESET}}$ pin. Data may be corrupted if the device is reset during an Auto mode operation.

After a hardware reset the device enters Read mode when $\overline{RESET} = V_{IH}$ and Standby mode when $\overline{RESET} = V_{IL}$. The I/O pins are High-Impedance when $\overline{RESET} = V_{IL}$. The Read operation sequence and input of any command are allowed after the device enters Read mode.

ID READ MODE

The ID Read mode is used to establish the device type. The ID Read mode is set either from the Command mode by inputting a 90H command or from the EPROM mode by applying $V_{\rm ID}$ to the A9 pm.

When A0, A1 and A6 = V_{IL} , the data that is read is the manufacturer code (0098H). When A0 = V_{IH} and A1 and A6 = V_{IL} , the data that is read is the device code (TC58FVT400 = CDH / TC58FVTB400 = 4CH). The access time for an ID Read is the same as that of a normal Read operation. I/O8 to 15 are in High-Impedance state in Byte mode. A reset command is necessary to return the device to Read mode from command mode. And applying V_{IH} to the A9 pin is necessary to return the device to Read mode from EPROM mode.

AUTO PROGRAM MODE

The TC58FVT400/B400 can be programmed in either byte or word units. The Auto Program mode is set using the Program command. The program address is latched on the falling edge of the \overline{WE} signal and data is latched on the rising edge of the fourth bus cycle. Auto programming starts on the rising edge of the \overline{WE} signal in the fourth bus cycle. The Program and Program Verify commands are automatically executed by the chip. The device status during programming is determined from the Hardware Sequence flag.

Programming of a protected block is ignored. The device enters Read mode 3 μ s after the rising edge of the $\overline{\text{WE}}$ signal in the fourth bus cycle.

The device allows the programming of memory cells from 1 to 0. The programming of Memory cells from 0 to 1 will fail. A cell must be erased to turn it from 0 to 1.

If an Auto Program operation fails, the device remains in programming state and does not automatically return to Read mode. The device status can be determined from the setting of the Hardware Sequence flag. Either a Reset command or a hardware reset is necessary to return the device to Read mode after a failure.

If a programming operation fails, please do not try to use the block which contains the address to which data could not be programmed.

Auto Chip Erase Mode

The Auto Chip Erase mode is set using the Chip Erase command. The Auto Chip Erase operation starts on the rising edge of \overline{WE} in the sixth bus cycle. All memory cells are automatically preprogrammed to 0, erased and verified as erased by the chip. The device status is determined from the Hardware Sequence flag.

Command inputs are ignored during an Auto Chip Erase. The hardware reset allows interruption of an Auto Chip Erase operation. The Auto Chip Erase operation does not complete correctly when interrupted. Hence a further Erase operation is necessary.

An attempt to erase a protected block is ignored. If all blocks are protected, the Auto Erase operation will not be executed and the device will enter Read mode 100 μ s after the rising edge of the $\overline{\text{WE}}$ signal in the sixth bus cycle.

If an Auto Chip Erase operation fails, the device remains in, erasing state and does not return to Read mode. The device status is determined from the Hardware Sequence flag. Either a Reset command or a hardware reset is necessary to return the device to Read mode after a failure.

Auto Block / Multi Block Erase Mode

The Auto Block and Multi Block Erase modes are set using the Block Erase command. The block address is latched on the falling edge of the $\overline{\text{WE}}$ signal in the sixth bus cycle. The Block Erase starts as soon as the hold time has elapsed after the rising edge of the $\overline{\text{WE}}$ signal. All memory cells in the selected block are automatically programmed to 0, erased and verified as erased by the chip. The Multi Block Erase operation allows erasing of multiple blocks. Any additional block addresses or Multi Block Erase commands must be input within the Erase Hold Time - that is, within 50 μ s of any $\overline{\text{WE}}$ signal rising edge. The device status can be determined from the setting of the Hardware Sequence flag.

Commands (except Erase Suspend) are ignored during a Block/Multi Block Erase operation. The operation can be aborted by a hardware reset. The Auto Erase operation does not complete correctly when aborted, therefore, a further Erase operation is necessary.

An attempt to erase a protected block is ignored. If all the selected blocks are protected, the Auto Erase operation is not executed and the device returns to Read mode 100 μ s after the rising edge of the $\overline{\text{WE}}$ signal in the last bus cycle.

If an Auto Erase operation fails, the device remains in erasing state and does not return to Read mode. The device status is determined from the Hardware Sequence flag. Either a Reset command or a hardware reset is necessary to return the device to Read mode after a failure.

Erase Suspend/Resume Mode

The Erase Suspend mode is used to read data from a block not selected for erasing. The Erase Suspend command is allowed during a Block Erase operation or during the Block Erase Hold Time; it is ignored in other operation modes. A Block Erase operation is also suspended if the Suspend command is input during the Block Erase Hold Time. The device is reset if any command other than Suspend is input. The suspended device recognizes only Read and Resume commands.

The device enters Suspend mode 15 μ s after the Erase Suspend command is input. The device then enters a pseudo-Read Mode. Data can be read out from an unselected block but is invalid if the address is set to a block selected for erasing. The device status can be determined from the Hardware Sequence flag. DQ6 (the toggle bit) stops toggling and RDY/ \overline{BSY} outputs 1 once the device is set to pseudo-Read mode. The host processor must track the current device mode since there is no way of telling whether the device is in pseudo-or ordinary Read mode. The device remains in pseudo-Read mode even if a Suspend command is input.

The device restarts the Block Erase operation after receiving a Resume command. The device returns to the status in which the Suspend command was input. The DQ6 output toggles and RDY/BSY outputs a 0.

BLOCK PROTECT

The TC58FVT400/B400 has a block protection feature to prevent programing and erasing of protected blocks. Block protection is enabled by either hardware protection (1) or a software command mode (2). The initial device is shipped with all blocks unprotected.

- (1) A blocks is protected when: $A9 = \overline{OE} = V_{ID}$, $\overline{CE} = V_{IL}$, $A0 / A6 = V_{IL}$, $A1 = V_{IH}$; the block address is set using A12 to A17. The block protect data is programmed within tppLH of the \overline{WE} signal going Low.
- (2) A block can also be protected using a software command. Block protection is executed by setting the \overline{WE} signal to Low for tpplh while $\overline{CE} = V_{IL}$. After the command input in the sixth bus cycle A12 to A17 = the block address. Block protection can be verified using the Verify Block Protect command.

TEMPORARY BLOCK UNPROTECTION

The TC58FVT400/B400 has a temporary block unprotection feature which disables block protection for all protected blocks. Unprotection is enabled by applying V_{ID} to the \overline{RESET} pin. In this state any block can be programmed or erased. The device returns to the previous condition after V_{ID} is removed from the \overline{RESET} pin. That is, previously protected blocks are protected again.

VERIFY BLOCK PROTECT

The Verify Block Protect command is used to check whether a block is protected or unprotected. Verify Block Protect is enabled either through hardware (1) or by a software command (2). In Word mode 0001H is output when the block is protected and 0000H is output when it is unprotected. DQ8 to 15 are High-Impedance in Byte mode.

- (1) Verify Block Protection is enabled when: $A9 = V_{ID}$, A0 and $A6 = V_{IL}$ and $A1 = V_{IH}$. A12 to A17 = the block address.
- (2) Verify Block Protection can also be enabled using a software command.

HARDWARE SEQUENCE FLAG

The TC58FVT400/B400 has a Hardware Sequence flag which allows the device status to be determined during Auto operation. The output data is read out with the same timing as Read mode at $\overline{\text{CE}} = \overline{\text{OE}} = V_{\text{IL}}$. RDY/BSY outputs either High or Low.

The device re-enters the Read mode automatically after Auto operation has completed successfully. The device status is read out from the Hardware Sequence flag and the operation result is verified by comparing the read-out data to the original data.

DQ7 (DATA Polling)

The device status can be determined using the data polling function during an Auto Program or Auto Erase operation. \overline{DATA} polling begins on the rising edge of \overline{WE} in the last bus cycle. In an Auto Program operation, DQ7 outputs inverted data during the programming operation and outputs real data after programming has finished. In an Auto Erase operation, DQ7 outputs 0 during the Erase operation and outputs 1 when the Erase operation has finished. If an Auto Program operation fails, DQ7 simply outputs the data.

The latched address is reset after an operation has finished. The polling data is asynchronous with the \overline{OE} signal.

DQ6 (Toggle Bit)

The device status can be determined by the Toggle Bit function during an Auto Program or Auto Erase operation. In an Auto Program operation the Toggle bit begins toggling on the rising edge of \overline{WE} in the last bus cycle. In an Auto Erase operation The Toggle bit begins toggling as soon as the Erase Hold Time has elapsed after the rising edge of the \overline{WE} signal in the last bus cycle. DQ6 alternately outputs a 0 or a 1 for each attempt (\overline{OE} access) while $\overline{CE} = V_{IL}$ while the device is busy. When the internal operation has been completed, toggling stops and valid memory cell data can be read by subsequent reading. If the operation failed, the DQ6 output toggles.

DQ6 toggles for around $3 \mu s$ when an attempt is made to execute an Auto Program operation on a protected block. It then stops toggling. DQ6 toggles for around $100 \mu s$ when an attempt is made to execute an Auto Erase operation on a protected block. It then stops toggling. After toggling stops the device returns to Read mode.

DQ5 (Internal Time-out)

DQ5 outputs a 1 when the Internal Timer has timed out during a Program or Erase operation. This indicates that the operation has not completed within the allotted time.

An attempt to program 1 into a cell containing 0 will fail (see Auto Program mode). DQ5 outputs 1 in this case. Either a hardware reset or a software Reset command is required to put the device into Read mode.

DQ3 (Block Erase Timer)

The Block Erase operation starts $50 \mu s$ (Erase Hold Time) after the rising edge of \overline{WE} in the last command cycle. DQ3 outputs a 0 during the Block Erase Hold Time and a 1 when the Erase operation starts. Additional Block Erase commands can only be accepted during this Block Erase Hold Time. Each Block Erase command received within this hold time resets the timer, allowing additional blocks to be marked for erasing. DQ3 outputs a 1 if the Program or Erase operation fails.

RDY/\overline{BSY} (READY/ \overline{BUSY})

TC58FVT400/B400 has a RDY/BSY signal to indicate the device status to the host processor. A 0 (Busy state) indicates that an Auto Program or Auto Erase operation is in progress. A 1 (Ready state) indicates that the operation has finished and that the device can accept a new command. The RDY/BSY signal outputs a 0 when an operation has failed.

The RDY/BSY signal outputs a 0 after the rising edge of WE in the last command cycle of a Program operation and during the Erase Hold Time after the last command cycle of an Erase operation.

During an Auto Block Erase operation, commands other than Erase Suspend are ignored. The RDY/\overline{BSY} signal outputs a 1 during an Erase Suspend operation. The output buffer for the RDY/\overline{BSY} pin is an open drain type circuit, allowing a wired–OR connection. A pull-up resistor needs to be inserted between V_{DD} and the RDY/\overline{BSY} pin.

DATA PROTECTION

The TC58FVT400/B400 utilizes a JEDEC standard command sequence which protects data against accidental alteration due to noise.

V_{DD} Lock-out Voltage

The device is reset when V_{DD} is less than V_{LKO} to protect memory cell data against V_{DD} noise, and during power-up and power-down. An Auto Program or Erase operation stops when V_{DD} drops below V_{LKO} . An Erase Suspend operation is reset and an Erase operation stops if the device is in Suspend mode. An operation will not complete correctly if it is interrupted by V_{DD} Lock-out.

WE Glitch Pulses


Glitches must be suppressed (to less than 5 ns) in order for operation to proceed smoothly.

Protection at Power-on


A command is not recognized on the rising edge of \overline{WE} if V_{DD} rises from 0 V to the operating voltage while $\overline{WE} = V_{IL}$, $\overline{CE} = V_{IL}$ and $\overline{OE} = V_{IH}$. In this case the device is reset and enters Read mode.

TIMING DIAGRAMS


Read/ID Read Operation




Auto Program Operation (WE Control)




Auto Chip Erase / Auto Block Erase Operation (WE Control)



DATA Polling during Program/Erase Operation




Toggle Bit during Program/Erase Operation




* Dout6 stops toggling when the last command has completed.

Notes: PA: Program address BA: Block address


RDY/BSY during Auto Program/Erase Operation




Hardware Reset Operation




Read after RESET




BYTE during Read Operation



BYTE during Write Operation




Block Protect Operation (Hardware)



BA: Block address

*: 0001H indicates that block is protected.


Block Protect (Software)




* : 0001H indicates that block is protected.

FLOWCHARTS

Auto Program





Auto Program Command Sequence (Address/Command)



Note: Word mode command sequence is shown.


Auto Erase





Note: Word mode command sequence is shown.

DQ7 DATA Polling




VA: Byte address for programming.

Any of the addresses within the block being erased during a Block Erase operation. Don't care during a Chip Erase operation

Note: 1) DQ7 must be rechecked even if DQ5 = 1 because DQ7 may change at the same time as DQ5.

DQ6 Toggle Bit



VA: Byte address for programming.


Any of the addresses within the block being erased during a Block Erase operation.

Don't care during a Chip Erase operation

Any address not within the current block during an Erase Suspend operation


Note: 1) DQ6 must be rechecked even if DQ5 = 1 because DQ6 may stop toggling at the same time that DQ5 changes to 1.

Block Protect (Hardware)



BA: Block address


Block Protect (Software)




BA: Block Address

PACKAGE DIMENSIONS

• Plastic SOP
SOP44-P-600-1.27





PACKAGE DIMENSIONS

• Plastic TSOP

TSOP I 48-P-1220-0.50

