



Z86251

STAR SIGHT DATABASE ENGINE

FEATURES

- | | | | |
|-------------------------|---------------------------------|----------------------------|----------------------------------|
| ■ Part
Z86251 | ■ Package
68-Pin PLCC | ■ Speed (MHz)
24 | ■ Power-Down DRAM Data Retention |
|-------------------------|---------------------------------|----------------------------|----------------------------------|
- 4.5- to 5.5-Volt Operating Range
 - 0°C to +70°C Temperature Range
 - Low-Power Consumption
 - Segmented Base Registers
 - DRAM Memory Control and Refresh Logic
 - Infrared Transmitter Circuits for TV and VCR Control
 - CRC-32 Encoding and Decoding Logic
 - Watch-Dog Timer (WDT) for Error Recovery
 - I²C Compatible Bus for External Communication
 - Test Multiplexer for Chip Debug
 - On-Chip Crystal Oscillator

GENERAL DESCRIPTION

Zilog's Z86251 StarSight Data Base Engine (DBE) is designed to process extracted data for the StarSight on-screen programming guide.

The Z86251 provides a number of important peripheral functions, such as the IR Blaster to send command signals to the VCR, and low-power management to avoid loss of data.

For fast memory data manipulation, the Z86251 offers segmented base registers. The device also features DRAM memory control and refresh logic.

The DBE is optimized to work with Zilog's Z89300 series of TV controller devices to provide a cost-effective solution for StarSight programming-guide data extraction and display.


Notes:

All Signals with a preceding front slash, "/", are active Low, e.g.: B//W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power	V _{CC}	V _{DD}
Ground	GND	V _{SS}

PIN DESCRIPTION



**Z86251 68-Pin PLCC
Pin Assignments**

PIN DESCRIPTION (Continued)

PIN NO.	PIN NAME	PIN TYPE
1	GND1	POWER
2	VDD1	
3	PXNAS	DRAM -RAS
4	PXCAS	DRAM -CAS
5	PXWE	DRAM -WE
6	PRDATA3	XNAS2 also DRAM DATA LINES
7	PRDATA2	
8	PRDATA1	
9	PRDATA0	
10	P AD0	80C32 DATA BUS
11	P AD1	
12	P AD2	
13	P AD3	
14	P AD4	
15	P AD5	
16	P AD6	
17	P AD7	
18	GND2	POWER
19	VDD2	
20	P XWR	80C32 -WR
21	P XRD	80C32 -RD
22	P ALE	80C32 ALE
23	P XPSEN	80C32 -PSEN
24	POSC 2	80C32 Clock
25	P A15	80C32 ADDRESS INPUT LINES
26	P A14	
27	P A13	
28	P A12	
29	P A11	
30	P A10	
31	P A9	
32	P A8	
33	PBAND2 I	IR and LP INT
34	PXISBINT	ISB Interrupt

PIN NO.	PIN NAME	PIN TYPE
35	GND3	POWER
36	VDD3	
37	PUPRESET	+80C32 reset
38	P DRAM EN	
39	PIO5	-EN_BASE input
40	P6805CLK	Security Clock
41	PXTAL1	24M OSC IN
42	PXTAL2	
43	PIR XCLK	IR Blaster Output
44	PXLPWARN	Low Power Warning
45	P XRESET	Chip Reset
46	PISB CLK	I/O_opendrain
47	PISB DTA	I/O_opendrain
48	PIO0	
49	PIO1	
50	PIO2	Input Capture
51	PIO3	
52	GND4	POWER
53	VDD4	
54	PIO4	
55	PIO6	1shot ref req option
56	PIO7	
57	PLPOSC1	Low Power Oscillator
58	PLPOSC2	
59	PED A0	EPROM and DRAM ADDRESS LINES
60	PED A1	
61	PED A2	
62	PED A3	
63	PED A4	
64	PED A5	
65	PED A6	
66	PED A7	
67	PED A8	Eprom Bank Sel
68	PED A9	XCAS2 also

Note: The 'P' in front of the signal name indicates an IC "Pin".

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Min	Max	Units	Conditions
V_{DD}	Power Supply Voltage	-0.3	7	V	All pins with respect to GND
T_A	Operating Ambient Temp.	0	70	°C	
T_S	Storage Temperature	-65	150	°C	

Stress greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sec-

tions of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS

 $T_A = 0^\circ\text{C to } +70^\circ\text{C}; V_{CC} = 4.5 \text{ V to } +5.5 \text{ V}$

Symbol	Parameter	Min	Max	Typical	Units	Conditions	Notes
V_{IL}	Input Voltage Low	0	$0.2 V_{DD}$	0.4	V	(except XTAL1)	
V_{IH}	Input Voltage High	$0.5 V_{DD}$	V_{DD}	3.6	V	(except XTAL1)	
V_{OL1}	Output Voltage Low		0.16	0.4	V	@ I_{OH1}	
V_{OH1}	Output Voltage High	$V_{DD} - 0.4$	4.75	V_{DD}	V	@ I_{OH1}	
V_{OL2}	Output Voltage Low		0.16	0.4	V	@ I_{OH2}	
V_{OH2}	Output Voltage High	$V_{DD} - 0.4$	4.75	V_{DD}	V	@ I_{OH2}	
VX_{IL1}	Input Voltage Low			$0.2 V_{DD}$	V	for XTAL1	
VX_{IH1}	Input Voltage High	$0.7 V_{DD}$			V	for XTAL1	
VX_{OL2}	Output Voltage Low		0.16	0.4	V	for XTAL2	@ 4.5 mA
VX_{OH2}	Output Voltage High	$V_{DD} - 0.4$	4.75	V_{DD}	V	for XTAL2	@ 3.7 mA
I_{OL1}	Output Current Low	2.5			mA		
I_{OH1}	Output Current High	1.5			mA		
I_{OL2}	Output Current Low	10			mA		
I_{OH2}	Output Current High	6			mA		
V_{DD1}	Operating Supply Voltage	4.3	5.0	5.5	V		
I_{DD1}	Operating Supply Current			40	mA		
I_{DD2}	Operating Supply Current			10	μA		

AC CHARACTERISTICS

 $T_A = 0^\circ\text{C to } +70^\circ\text{C}; V_{DD} = 4.5 \text{ V to } +5.5 \text{ V}$

Symbol	Parameter	Min	Max	Typical	Units	Conditions	Notes
f_{osc}	Oscillator Frequency			24	MHz		
V_{IN}	Absolute Min/Max Input Voltage Range	-0.3	$V_{DD} + 0.3$		V		
V_{OUT}	Absolute Min/Max Output Voltage Range	-0.3	$V_{DD} + 0.3$		V		

I/O READ ADDRESS REGISTER SUMMARY

Read Address	Read Register Accessed	86251 Name
0400H	Read Test Multiplexer Register	XRD_MUX
0800H	Reserved	
0C00H	ISB Interrupt Status Register	XRD_STAT
1000H	Reserved	
1400H	Reserved	
1800H	I.M. Status and Chip I.D. Register	XSW_LO
1C00H	Reserved	
6000H	I.R. Blaster Status Register	XIRB_RD
6400H	Low Power Status Register	XLP_STAT
6800H	ISB Receive Data Register	XRRECREG
6C00H	ISB Status Register 2	XISB_ST2
7000H	CRC-32 Read Register 3	XRDCRC3
7400H	CRC-32 Read Register 2	XRDCRC2
7800H	CRC-32 Read Register 1	XRDCRC1
7C00H	CRC-32 Read Register 0	XRDCRC0
8000H	IRB T8 Control Register	
8001H	IRB T8 / T16 Common Control Reg	
8002H	IRB T16 Control Register	
8003H	Reserved	
8004H	IRB T8 Low Hold Register	
8005H	IRB T8 High Hold Register	
8006H	IRB T16 Low Hold Register	
8007H	IRB T16 High Hold Register	
8008H	IRB T16 Low Capture Register	
8009H	IRB T16 High Capture Register	
800AH	IRB T8 Low Capture Register	
800BH	IRB T8 High Capture Register	
C000W	I/O Pad Data Direction Register	
C400W	I/O Output Data Register	
C800W	Special I/O Pad Control Register	
CC00W	DRAM Control Register #1	
D000W	DRAM Control Register #2	
D400W	Low Power Oscillator Control Register	
D800W	DRAM Control Register #3	

I/O Read Address Register Summary Table

I/O WRITE ADDRESS REGISTER SUMMARY

Write Address	Write Register Accessed	86251 Name
80C32 PORT 1	Various Output Control BITS	
80C32 PORT 3	Various Control and I/O BITS	
0000H	Read_BASE_Register_LOW	XRBASELO
0400H	Read_BASE_Register_HIGH	XRBASEHI
0800H	Write_BASE_Register_LOW	XWBASELO
0C00H	Write_BASE_Register_HIGH	XWBASEHI
1000H	Reserved	
1400H	Reserved	
2000H	Reserved	
2400H	Reserved	
2800H	Reserved	
2C00H	Reserved	
3000H	I.M. BUS Control Register	XIM_CTRL
3400H	Low Power Control Register	XLP_CTRL
3600H	Sleep Start Register	XWRSLEEP
3C00H	Security Chip Clock Freq Register	XCLK_REG
6000H	Output Control Register	XCNTRL_1
6400H	Refresh Watchdog Register	XWDOG_CS
6800H	CRC-32 Data Register	XWR_CRC
6C00H	ISB Control Register	XISBCTRL
7000H	ISB Transmit Data Register	XISBXMIT
7400H	RAM Sequence <i>and</i> 86250 Test Register	XWR_TEST
7800H	I.R. Blaster Control Register 1	XIRB_WR1
7C00H	I.R. Blaster Control Register 2	XIRB_WR2
8000H	IRB T8 Control Register	
8001H	IRB T8 / T16 Common Control Reg	
8002H	IRB T16 Control Register	
8004H	IRB T8 Low Hold Register	
8005H	IRB T8 High Hold Register	
8006H	IRB T16 Low Hold Register	
8007H	IRB T16 High Hold Register	
C000R	I/O Pad Data Direction Register IMAGE	
C400R	I/O Output Data Register IMAGE	
C800R	I/O Pad Input Data	
CC00R	DRAM Control Register #1 IMAGE	
D000R	DRAM Sequence Status Register	
D800R	PCB ID Register	

I/O Write Address Register Summary Table

© 1996 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of merchantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave.
Campbell, CA 95008-6600
Telephone (408) 370-8000
FAX 408 370-8056
Internet: <http://www.zilog.com>